A heat quench algorithm for the minimization of multiple-valued programmable logic arrays

被引:0
|
作者
Dueck, GW [1 ]
Butler, JT [1 ]
机构
[1] USN, POSTGRAD SCH, DEPT ELECT & COMP ENGN, MONTEREY, CA 93943 USA
关键词
multiple-valued logic; logic minimization; simulated annealing; heat quench; heuristic; sum-of-products; logic design;
D O I
10.1016/0045-7906(95)00036-4
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Simulated annealing has been used extensively to solve combinatorial problems. Although it does not guarantee optimum results, results are often optimum or near optimum. The primary disadvantage is slow speed. It has been suggested [1] that quenching (rapid cooling) yields results that are far from optimum. We challenge this perception by showing a context in which quenching yields good solutions with good computation speeds. In this paper, we present an algorithm in which quenching is combined with rapid heating. We have successfully applied this algorithm to the multiple-valued logic minimization problem. Our results suggest that this algorithm holds promise for problems where moves exist that leave the cost of the current solution unchanged.
引用
收藏
页码:103 / 107
页数:5
相关论文
共 50 条