Application of neuron MOS in multiple-valued logic

被引：6

作者：

Wang Pengjun ^{[1
]}

Lu Jingang ^{[1
]}

Xu Jian ^{[1
]}

机构：

[1] Ningbo Univ, Inst Circuits & Syst, Ningbo 315211, Peoples R China

来源：

NEURAL COMPUTING & APPLICATIONS | 2008年 / 17卷 / 02期

关键词：

neuron MOS transistor; multiple-valued D/A converter; multiple-valued A/D converter;

D O I：

10.1007/s00521-007-0082-1

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

A novel Neuron MOS transistor has come into being recently due to the characteristic of controlling the weighted sum of multiple-input gate and capacitance coupling effect in floating gate, as well as the function of saving the data in the floating gate. The Neuron MOS transistor can be used to replace complex operation on threshold in multiple-valued logic. Based on these characteristics, this paper proposes a new method for designing the multiple-valued D/A and A/D converter. The PSPICE simulation suggests that the designed circuit has correctly operational logic function and is characterized in low power consumption.

引用

页码：139 / 143

页数：5

共 50 条

[1] Application of Neuron MOS in multiple-valued logic
Wang Pengjun
Lu Jingang
Xu Jian
[J]. Neural Computing and Applications, 2008, 17 : 139 - 143
[2] Neuron-MOS-Based Dynamic Circuits for Multiple-Valued Logic
Hang, Guoqiang
Yang, Yang
Zhang, Danyan
Li, Xiaohua
[J]. 2014 TENTH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND SECURITY (CIS), 2014, : 166 - 170
[3] NEURON MOS VOLTAGE-MODE CIRCUIT TECHNOLOGY FOR MULTIPLE-VALUED LOGIC
SHIBATA, T
OHMI, T
[J]. IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (03) : 347 - 356
[4] Novel current mode CMOS multiple-valued logic neuron
Teng, Daniel H. Y.
[J]. 2006 Canadian Conference on Electrical and Computer Engineering, Vols 1-5, 2006, : 1911 - 1914
[5] MULTIPLE-VALUED LOGIC FOR OPTOELECTRONICS
ABRAHAM, G
[J]. OPTICAL ENGINEERING, 1986, 25 (01) : 3 - 13
[6] Multiple-valued floating-gate-MOS pass logic and its application to logic-in-memory VLSI
Hanyu, T
Teranihi, K
Kameyama, M
[J]. 1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 270 - 275
[7] Application of multiple-valued logic in digital technology (Review)
V. A. Kalinnikov
[J]. Instruments and Experimental Techniques, 2006, 49 : 743 - 751
[8] MULTIPLE-VALUED LOGIC - AN IMPLEMENTATION
DAO, TT
CAMPBELL, DM
[J]. OPTICAL ENGINEERING, 1986, 25 (01) : 14 - 21
[9] Application of multiple-valued logic in digital technology (Review)
Kalinnikov, V. A.
[J]. INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 2006, 49 (06) : 743 - 751
[10] MULTIPLE-VALUED LOGIC - INTRODUCTION
BUTLER, JT
[J]. COMPUTER, 1988, 21 (04) : 13 - 15

← 1 2 3 4 5 →