A NEW INTEGRATED SILICON GATE TECHNOLOGY COMBINING BIPOLAR LINEAR, CMOS LOGIC, AND DMOS POWER PARTS

被引：45
|
作者：
ANDREINI, A
CONTIERO, C
GALBIATI, P
机构：
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1986年 / 33卷 / 12期
关键词：
D O I：
10.1109/T-ED.1986.22862
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：2025 / 2030
页数：6
相关论文
共 33 条
  • [1] New rapid method for lifetime determination of gate oxide validated with Bipolar/CMOS/DMOS technology
    Gagnard, X
    Taurin, M
    Bonnaud, O
    MICROELECTRONICS RELIABILITY, 1999, 39 (6-7) : 759 - 763
  • [2] New rapid method for lifetime determination of gate oxide validated with bipolar/CMOS/DMOS technology
    Grp. Microelectronique V., Université de Rennes 1, 35042 Rennes Cedex, France
    不详
    Microelectronics Reliability, 39 (6-7): : 759 - 763
  • [3] High reliability power VDMOS transistors in bipolar/CMOS/DMOS technology
    Rey-Tauriac, Y
    Taurin, M
    Bonnaud, O
    MICROELECTRONICS RELIABILITY, 2001, 41 (9-10) : 1707 - 1712
  • [4] Characteristics and applications of a 0.6 mu m bipolar-CMOS-DMOS technology combining VLSI non-volatile memories
    Contiero, C
    Galbiati, P
    Palmieri, M
    Vecchi, L
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 465 - 468
  • [5] Two bipolar-CMOS-DMOS IC processes bring forth a new generation of ''smart'' power devices
    Vollmer, A
    ELECTRONIC DESIGN, 1996, 44 (16) : 35 - &
  • [6] Low power logic circuit and SRAM cell applications with silicon on depletion layer CMOS (SODEL CMOS) technology
    Inaba, S
    Nagano, H
    Miyano, K
    Mizushima, I
    Okayama, Y
    Nakauchi, T
    Ishimaru, K
    Ishiuchi, H
    PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 225 - 228
  • [7] 41% Reduction In Power Stage Area On Silicon-On-Insulator Bipolar-CMOS-DMOS-IGBT Platform With Newly Developed Multiple Deep-Oxide Trench Technology
    Zhang, Long
    Ma, Jie
    Gu, Yong
    Liu, Siyang
    Wei, Jiaxing
    Li, Sheng
    Sun, Weifeng
    Zhang, Sen
    2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM, 2022,
  • [8] Low-power logic circuit and SRAM cell applications with silicon on depletion layer CMOs (SODEL CMOS) technology
    Inaba, Satoshi
    Nagano, Hajime
    Miyano, Kiyotaka
    Mizushima, Ichiro
    Okayama, Yasunori
    Nakauchi, Takahiro
    Ishimaru, Kazunari
    Ishiuchi, Hidemi
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (06) : 1455 - 1462
  • [9] Off-line Wafer Level Reliability Control: Unique measurement method to monitor the lifetime indicator of gate oxide validated within Bipolar/CMOS/DMOS technology
    Gagnard, X
    Bonnaud, O
    PROCESS CONTROL AND DIAGNOSTICS, 2000, 4182 : 142 - 150
  • [10] A Fully-Integrated High-Power Linear CMOS Power Amplifier With a Parallel-Series Combining Transformer
    Kim, Jihwan
    Kim, Woonyun
    Jeon, Hamhee
    Huang, Yan-Yu
    Yoon, Youngchang
    Kim, Hyungwook
    Lee, Chang-Ho
    Kornegay, Kevin T.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (03) : 599 - 614
1234