A NEW INTEGRATED SILICON GATE TECHNOLOGY COMBINING BIPOLAR LINEAR, CMOS LOGIC, AND DMOS POWER PARTS

被引：45
|
作者：
ANDREINI, A
CONTIERO, C
GALBIATI, P
机构：
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1986年 / 33卷 / 12期
关键词：
D O I：
10.1109/T-ED.1986.22862
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：2025 / 2030
页数：6
相关论文
共 33 条
  • [21] A 45nm Low Power System-On-Chip Technology with Dual Gate (Logic and I/O) High-k/Metal Gate Strained Silicon Transistors
    Jan, C. -H.
    Bai, P.
    Biswas, S.
    Buehler, M.
    Chen, Z. -P.
    Curello, G.
    Gannavaram, S.
    Hafez, W.
    He, J.
    Hicks, J.
    Jalan, U.
    Lazo, N.
    Lin, J.
    Lindert, N.
    Litteken, C.
    Jones, M.
    Kang, M.
    Komeyli, K.
    Mezhiba, A.
    Naskar, S.
    Olson, S.
    Park, J.
    Parker, R.
    Pei, L.
    Post, I.
    Pradhan, N.
    Prasad, C.
    Prince, M.
    Rizk, J.
    Sacks, G.
    Tashiro, H.
    Towner, D.
    Tsai, C.
    Wang, Y.
    Yang, L.
    Yeh, J. -Y.
    Yip, J.
    Mistry, K.
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 637 - 640
  • [22] On the SiO2-based gate-dielectric scaling limit for low-standby power applications in the context of a 0.13 μm CMOS logic technology
    Lin, YS
    Huang, HT
    Wu, CC
    Leung, YK
    Pan, HY
    Chang, TE
    Chen, WM
    Liaw, JJ
    Diaz, CH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (03) : 442 - 448
  • [23] New Observation on Gate-Induced Drain Leakage in Silicon Nanowire Transistors with Epi-Free CMOS Compatible Technology on SOI substrate
    Fan, Jiewen
    Li, Ming
    Xu, Xiaoyan
    Huang, Ru
    2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2013,
  • [24] A 600V Half-Bridge Power Stage Fully Integrated with 25V Gate-Drivers in SiC CMOS Technology
    Zhang, Hua
    Liu, Tianshi
    Gupta, Utsav
    Isukapati, Sundar Babu
    Ashik, Emran
    Morgan, Adam J.
    Lee, Bongmook
    Sung, Woongje
    Agarwal, Anant K.
    Fayed, Ayman
    2022 IEEE 65TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS 2022), 2022,
  • [25] A New Device-Parameter-Oriented DC Power Model for Symmetric Operation of Junctionless Double-Gate MOSFET Working on Low-Power CMOS Subthreshold Logic Gates
    Gao, Hong-Wun
    Wang, Yeong-Her
    Chiang, Te-Kuang
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2018, 17 (03) : 424 - 431
  • [26] Development of Low Power Cryogenic Readout Integrated Circuits Using Fully-Depleted-Silicon-on-Insulator CMOS Technology for Far-Infrared Image Sensors
    Wada, T.
    Nagata, H.
    Ikeda, H.
    Arai, Y.
    Ohno, M.
    Nagase, K.
    JOURNAL OF LOW TEMPERATURE PHYSICS, 2012, 167 (5-6) : 602 - 608
  • [27] Development of Low Power Cryogenic Readout Integrated Circuits Using Fully-Depleted-Silicon-on-Insulator CMOS Technology for Far-Infrared Image Sensors
    T. Wada
    H. Nagata
    H. Ikeda
    Y. Arai
    M. Ohno
    K. Nagase
    Journal of Low Temperature Physics, 2012, 167 : 602 - 608
  • [28] High-κ/Metal Gate Low Power Bulk Technology - Performance Evaluation of Standard CMOS Logic Circuits, Microprocessor Critical Path Replicas, and SRAM for 45nm and beyond
    Park, D. -G.
    Stein, K.
    Schruefer, K.
    Lee, Y.
    Han, J-P
    Li, W.
    Yin, H.
    Pacha, C.
    Kim, N.
    Ostermayr, M.
    Eller, M.
    Kim, S.
    Kim, K.
    Han, S.
    von Arnim, K.
    Moumen, N.
    Hatzistergos, M.
    Tang, T.
    Loesing, R.
    Chen, X.
    Jaeger, D.
    Zhuang, H.
    Chen, J.
    Yan, W.
    Kanarsky, T.
    Chowdhury, M.
    Haetty, Jens
    Schepis, D.
    Chudzik, M.
    Theon, V-Y
    Samavedam, S.
    Narayanan, V.
    Sherony, M.
    Lindsay, R.
    Steegen, A.
    Divakaruni, R.
    Khare, M.
    PROCEEDINGS OF TECHNICAL PROGRAM: 2009 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS, 2009, : 90 - 92
  • [29] A New Circuit-Level Technique for Leakage and Short-Circuit Power Reduction of Static Logic Gates in 22-nm CMOS Technology
    Mohammad Moradinezhad Maryan
    Majid Amini-Valashani
    Seyed Javad Azhari
    Circuits, Systems, and Signal Processing, 2021, 40 : 3536 - 3560
  • [30] A New Circuit-Level Technique for Leakage and Short-Circuit Power Reduction of Static Logic Gates in 22-nm CMOS Technology
    Maryan, Mohammad Moradinezhad
    Amini-Valashani, Majid
    Azhari, Seyed Javad
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (07) : 3536 - 3560
1234