A NEW INTEGRATED SILICON GATE TECHNOLOGY COMBINING BIPOLAR LINEAR, CMOS LOGIC, AND DMOS POWER PARTS

被引：45
|
作者：
ANDREINI, A
CONTIERO, C
GALBIATI, P
机构：
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1986年 / 33卷 / 12期
关键词：
D O I：
10.1109/T-ED.1986.22862
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：2025 / 2030
页数：6
相关论文
共 33 条
  • [31] A 4.0 GHz 291 Mb Voltage-Scalable SRAM Design in a 32 nm High-k plus Metal-Gate CMOS Technology With Integrated Power Management
    Wang, Yih
    Bhattacharya, Uddalak
    Hamzaoglu, Fatih
    Kolar, Pramod
    Ng, Yong-Gee
    Wei, Liqiong
    Zhang, Ying
    Zhang, Kevin
    Bohr, Mark
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (01) : 103 - 110
  • [32] A low-power multi-gate FET CMOS technology with 13.9ps inverter delay, large-scale integrated high performance digital circuits and SRAM
    von Arnim, K.
    Augendre, E.
    Pacha, C.
    Schulz, T.
    San, K. T.
    Bauer, F.
    Nackaerts, A.
    Rooyackers, R.
    Vandeweyer, T.
    Degroote, B.
    Collaert, N.
    Dixit, A.
    Singanamalla, R.
    Xiong, W.
    Marshall, A.
    Cleavelin, C. R.
    Schruefer, K.
    Jurczak, M.
    2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 106 - +
  • [33] A 100nm copper/low-K bulk CMOS technology with multi Vt and multi gate oxide integrated transistors for low standby power, high performance and RF/analog system on chip applications
    Yeap, GCF
    Chen, J
    Grudowski, P
    Jeon, Y
    Shiho, Y
    Qi, W
    Jallepalli, S
    Ramani, N
    Hellig, K
    Vishnubhotla, L
    Luo, T
    Tseng, H
    Du, Y
    Lim, S
    Abramowitz, P
    Reddy, C
    Parihar, S
    Singh, R
    Wright, M
    Patterson, K
    Benavides, N
    Bonser, D
    Gompel, TV
    Conner, J
    Lee, JJ
    Rendon, M
    Hall, D
    Nghiem, A
    Stout, R
    Weidemann, K
    Duvallet, A
    Alvis, J
    Dyer, D
    Burnett, D
    Ingersoll, P
    Wimmer, K
    Veeraraghavan, S
    Foisy, M
    Hall, M
    Pellerin, J
    Wristers, D
    Woo, M
    Lage, C
    2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 16 - 17
1234