New rapid method for lifetime determination of gate oxide validated with bipolar/CMOS/DMOS technology

被引：0

作者：

Grp. Microelectronique V., Université de Rennes 1, 35042 Rennes Cedex, France ^{[1
]}

不详 ^{[2
]}

机构：

来源：

Microelectronics Reliability | / 39卷 / 6-7期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：759 / 763

共 50 条

[1] New rapid method for lifetime determination of gate oxide validated with Bipolar/CMOS/DMOS technology
Gagnard, X
Taurin, M
Bonnaud, O
MICROELECTRONICS RELIABILITY, 1999, 39 (6-7) : 759 - 763
[2] Off-line Wafer Level Reliability Control: Unique measurement method to monitor the lifetime indicator of gate oxide validated within Bipolar/CMOS/DMOS technology
Gagnard, X
Bonnaud, O
PROCESS CONTROL AND DIAGNOSTICS, 2000, 4182 : 142 - 150
[3] A NEW INTEGRATED SILICON GATE TECHNOLOGY COMBINING BIPOLAR LINEAR, CMOS LOGIC, AND DMOS POWER PARTS
ANDREINI, A
CONTIERO, C
GALBIATI, P
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (12) : 2025 - 2030
[4] Polysilicon oxide quality optimization at wafer level of a Bipolar/CMOS/DMOS technology
Gagnard, X
Rey-Tauriac, Y
Bonnaud, O
MICROELECTRONICS RELIABILITY, 2001, 41 (9-10) : 1335 - 1340
[5] Building-in reliability, application to bipolar/CMOS/DMOS technology
Gagnard, X
Bonnaud, O
PROCEEDINGS OF THE 9TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2002, : 147 - 151
[6] Robustness improvement of VDMOS transistors in bipolar/CMOS/DMOS technology
Rey-Tauriac, Y
de Sagazan, O
Taurin, M
Bonnaud, O
MICROELECTRONICS RELIABILITY, 2003, 43 (9-11) : 1865 - 1869
[7] High reliability power VDMOS transistors in bipolar/CMOS/DMOS technology
Rey-Tauriac, Y
Taurin, M
Bonnaud, O
MICROELECTRONICS RELIABILITY, 2001, 41 (9-10) : 1707 - 1712
[8] AN ANALOG TECHNOLOGY INTEGRATES BIPOLAR, CMOS, AND HIGH-VOLTAGE DMOS TRANSISTORS
KRISHNA, S
KUO, J
GAETA, IS
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (01) : 89 - 95
[9] NEW METHOD FOR LIFETIME EVALUATION OF GATE OXIDE DAMAGED BY PLASMA PROCESSING
ERIGUCHI, K
URAOKA, Y
IEEE ELECTRON DEVICE LETTERS, 1995, 16 (05) : 187 - 189
[10] A DIELECTRICALLY ISOLATED BIPOLAR-CMOS-DMOS (BCDMOS) TECHNOLOGY FOR HIGH-VOLTAGE APPLICATIONS
GOODWIN, CA
SHIBIB, MA
FURNANAGE, RA
LU, CY
RIFFE, PC
TSAI, NS
SCHMOYER, JL
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (03) : C113 - C113

← 1 2 3 4 5 →