New rapid method for lifetime determination of gate oxide validated with bipolar/CMOS/DMOS technology

被引：0
|
作者：
Grp. Microelectronique V., Université de Rennes 1, 35042 Rennes Cedex, France [1 ]
不详 [2 ]
机构：
来源：
Microelectronics Reliability | / 39卷 / 6-7期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：759 / 763
相关论文
共 50 条
  • [21] BD180 -: a new 0.18 μm BCD (Bipolar-CMOS-DMOS) technology from 7V to 60V
    Park, Il-Yong
    Choi, Yong-Keon
    Ko, Kwang-Young
    Yoon, Chul-Jin
    Jun, Bon-Keun
    Kim, Mi-Young
    Lim, Hyon-Chol
    Kim, Nam-Joo
    Yoo, Kwang-Dong
    ISPSD 08: PROCEEDINGS OF THE 20TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2008, : 64 - 67
  • [22] Ultra-thin gate oxide technology for high performance CMOS
    Momose, HS
    Nakamura, S
    Katsumata, Y
    Iwai, H
    ULSI SCIENCE AND TECHNOLOGY / 1997: PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON ULTRALARGE SCALE INTEGRATION SCIENCE AND TECHNOLOGY, 1997, 1997 (03): : 235 - 246
  • [23] Growth of lanthanum oxide films for application as a gate dielectric in CMOS technology
    Pisecny, P
    Husekova, K
    Frohlich, K
    Harmatha, L
    Soltys, J
    Machajdik, D
    Espinos, JP
    Jergel, M
    Jakabovic, J
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2004, 7 (4-6) : 231 - 236
  • [24] Two bipolar-CMOS-DMOS IC processes bring forth a new generation of ''smart'' power devices
    Vollmer, A
    ELECTRONIC DESIGN, 1996, 44 (16) : 35 - &
  • [25] A new simple and rapid validated RP-HPLC method for determination of ziprasidone in ziprasidone capsules
    Bansal, Ruchi
    Chandrabose, Karthikeyan
    Moorthy, N. S. Hari Narayana
    Singh, Dhirendra Pratap
    Singh, Digvijay
    Trivedi, Piyush
    JOURNAL OF SAUDI CHEMICAL SOCIETY, 2016, 20 : S161 - S167
  • [26] Reduction of hot carrier degradation in high voltage n-channel LDMOS BCD (Bipolar-CMOS-DMOS) technology
    Hao, Jifa
    Hahn, Daniel
    2016 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW), 2016, : 41 - 44
  • [27] New method of rapid luminescence lifetime determination using square-wave excitation
    Chan, SP
    Fuller, ZJ
    Demas, JN
    Ding, F
    DeGraff, BA
    APPLIED SPECTROSCOPY, 2001, 55 (09) : 1245 - 1250
  • [28] Impacts of HF etching on ultra-thin core gate oxide integrity in dual gate oxide CMOS technology
    Lee, DY
    Lin, HC
    Chen, CL
    Huang, TY
    Wang, TH
    Lee, TL
    Chen, SC
    Liang, MS
    2003 8TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2003, : 77 - 80
  • [29] Characteristics and applications of a 0.6 mu m bipolar-CMOS-DMOS technology combining VLSI non-volatile memories
    Contiero, C
    Galbiati, P
    Palmieri, M
    Vecchi, L
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 465 - 468
  • [30] Effects of Fe Contamination on the Reliability of Gate Oxide Integrity in Advanced CMOS Technology
    Wang, Fan
    Fang, Minghai
    Yu, Peng
    Zhou, Wenbin
    Cao, Kaiwei
    Xie, Zhen
    Liu, Xiangze
    Yan, Feng
    Ji, Xiaoli
    ELECTRONICS, 2024, 13 (12)
12345