Low power logic circuit and SRAM cell applications with silicon on depletion layer CMOS (SODEL CMOS) technology

被引:1
|
作者
Inaba, S [1 ]
Nagano, H [1 ]
Miyano, K [1 ]
Mizushima, I [1 ]
Okayama, Y [1 ]
Nakauchi, T [1 ]
Ishimaru, K [1 ]
Ishiuchi, H [1 ]
机构
[1] Toshiba Co Ltd, Semicond Co, SoC Res & Dev Ctr, Isogo Ku, Yokohama, Kanagawa 2358522, Japan
关键词
D O I
10.1109/CICC.2004.1358783
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, AC performance of SODEL CMOS (1) is discussed, aiming for low power CMOS applications. Propagation delay time (,taupd) in SODEL CMOS has been improved up to 25% in five stacked nFET inverters, and about 30% better power-delay producthas been observed at same taupd, compared to conventional (conv.) bulk CMOS. In SRAM cell application of SODEL CMOS, high SNM of similar to 95 mV was observed at Vdd = 0.6 V. Smaller bitline delay is confirmed by SPICE simulations. Latch-up immunity for alpha-particle was found to be comparable to conv. bulk CMOS. Therefore, SODEL CMOS technology will give us better solution for low power SoC.
引用
收藏
页码:225 / 228
页数:4
相关论文
共 50 条
  • [1] Low-power logic circuit and SRAM cell applications with silicon on depletion layer CMOs (SODEL CMOS) technology
    Inaba, Satoshi
    Nagano, Hajime
    Miyano, Kiyotaka
    Mizushima, Ichiro
    Okayama, Yasunori
    Nakauchi, Takahiro
    Ishimaru, Kazunari
    Ishiuchi, Hidemi
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (06) : 1455 - 1462
  • [2] CMOS technology for ultra-low power circuit applications
    Salomonson, CD
    Henley, WB
    Whittaker, DR
    Maimon, J
    IEEE SOUTHEASTCON '97 - ENGINEERING THE NEW CENTURY, PROCEEDINGS, 1996, : 233 - 235
  • [3] Low power CMOS technology in programmable logic
    Hamid, M
    ELECTRONIC ENGINEERING DESIGN, 2002, 74 (903): : 37 - 38
  • [4] Low power CMOS technology in programmable logic
    Hamid, Mamoon
    Electronic Engineering (London), 2002, 74 (903): : 37 - 38
  • [5] A Low Power CMOS Technology Compatible Non-volatile SRAM Cell
    Wang, Lina
    Wang, Jinhui
    Yang, Zezhong
    Hou, Ligang
    Gong, Na
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [6] A CMOS adiabatic logic for low power circuit design
    Song, HS
    Kang, JK
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 348 - 351
  • [7] TFSOI CMOS technology for low power applications
    Racanelli, M
    Huang, WM
    Shin, HC
    Foerstner, J
    Ford, J
    Park, H
    Cheng, S
    Wetteroth, T
    Hong, S
    Shin, H
    Wilson, SR
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL SYMPOSIUM ON SILICON-ON-INSULATOR TECHNOLOGY AND DEVICES, 1996, 96 (03): : 422 - 431
  • [8] A Low-Power Circuit Technique for Domino CMOS Logic
    Meher, Preetisudha
    Mahapatra, K. K.
    2013 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND SIGNAL PROCESSING (ISSP), 2013, : 256 - 261
  • [9] A New Low-Power CMOS Dynamic Logic Circuit
    Jia, Song
    Lyu, Shigong
    Meng, Qinglong
    Wu, Fengfeng
    Xu, Heqing
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [10] Low-power voltage comparator circuit for CMOS quaternary logic
    Guo, YB
    Current, KW
    JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2004, 10 (03) : 225 - 260