Low power logic circuit and SRAM cell applications with silicon on depletion layer CMOS (SODEL CMOS) technology

被引：1

作者：

Inaba, S ^{[1
]}

Nagano, H ^{[1
]}

Miyano, K ^{[1
]}

Mizushima, I ^{[1
]}

Okayama, Y ^{[1
]}

Nakauchi, T ^{[1
]}

Ishimaru, K ^{[1
]}

Ishiuchi, H ^{[1
]}

机构：

[1] Toshiba Co Ltd, Semicond Co, SoC Res & Dev Ctr, Isogo Ku, Yokohama, Kanagawa 2358522, Japan

来源：

PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2004年

关键词：

D O I：

10.1109/CICC.2004.1358783

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, AC performance of SODEL CMOS (1) is discussed, aiming for low power CMOS applications. Propagation delay time (,taupd) in SODEL CMOS has been improved up to 25% in five stacked nFET inverters, and about 30% better power-delay producthas been observed at same taupd, compared to conventional (conv.) bulk CMOS. In SRAM cell application of SODEL CMOS, high SNM of similar to 95 mV was observed at Vdd = 0.6 V. Smaller bitline delay is confirmed by SPICE simulations. Latch-up immunity for alpha-particle was found to be comparable to conv. bulk CMOS. Therefore, SODEL CMOS technology will give us better solution for low power SoC.

引用

页码：225 / 228

页数：4

共 50 条

[41] Adiabatic CMOS gate and adiabatic circuit design for low-power applications
Hang, Guoqiang
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 803 - 808
[42] Ultralow-power CMOS/SOI circuit technology
Kado, Yuichi
Douseki, Takakuni
Matsuya, Yasuyuki
Tsukahara, Tsuneo
ELECTRICAL ENGINEERING IN JAPAN, 2008, 162 (03) : 38 - 43
[43] Ultralow-power CMOS/SOI circuit technology
Kado, Yuichi
Douseki, Takakuni
Matsuya, Yasuyuki
Tsukahara, Tsuneo
Electrical Engineering in Japan (English translation of Denki Gakkai Ronbunshi), 2008, 162 (03): : 38 - 43
[44] Low Power and High Performance Arithmetic Circuits in Feedthrough CMOS Logic Family for Low Power Applications
Navarro-Botello, Victor
Montiel-Nelson, Juan A.
Nooshabadi, Saeid
JOURNAL OF LOW POWER ELECTRONICS, 2006, 2 (02) : 300 - 307
[45] DEPLETION/ENHANCEMENT CMOS FOR A LOW POWER FAMILY OF THREE-VALUED LOGIC CIRCUITS.
Heung, Alex
Mouftah, H.T.
IEEE Journal of Solid-State Circuits, 1984, SC-20 (02) : 609 - 616
[46] Stability and Performance Analysis of Low Power 6T SRAM Cell and Memristor Based SRAM Cell using 45NM CMOS Technology
Kumar, A. S. V. S. V. Prabhu Deva
Suman, B. Shaiwal
Sarkar, C. Arup
Kushwaha, D. Vivekanand
2018 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN ELECTRICAL, ELECTRONICS & COMMUNICATION ENGINEERING (ICRIEECE 2018), 2018, : 2218 - 2222
[47] A low leakage and SNM free SRAM cell design in deep sub micron CMOS technology
Jain, SK
Agarwal, P
19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 495 - 498
[48] Merits of CMOS SIMOX technology for low-voltage SRAM macros
Kumagai, K
Iwaki, H
Yamada, T
Nakamura, H
Onishi, H
Matsubara, Y
Imai, K
Kurosawa, S
NEC RESEARCH & DEVELOPMENT, 1999, 40 (03): : 287 - 291
[49] Low power and low voltage CMOS digital circuit techniques
Svensson, C
Alvandpour, A
1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 7 - 10
[50] ROBUST LOW-POWER CMOS PRECHARGE LOGIC
Mirmotahari, O.
Berg, Y.
2013 IEEE FAIBLE TENSION FAIBLE CONSOMMATION (FTFC), 2013,

← 1 2 3 4 5 →