Ultralow-power CMOS/SOI circuit technology

被引:0
|
作者
Kado, Yuichi
Douseki, Takakuni
Matsuya, Yasuyuki
Tsukahara, Tsuneo
机构
关键词
ultralow power; CMOS/SOI device; low-voltage circuit technology;
D O I
10.1002/eej.20543
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have introduced an example of a system that embodies the concept of a ubiquitous communication service and explained the importance of low power consumption in the communicator that will serve as the bridge between the real world and the network for real-time services in which sensor data is acquired every second. An effective solution to the problem of high energy efficiency is to employ the synergy of combining low-voltage analog circuit technology and FD-SOI devices. Taking advantage of that synergy to reduce the power consumption of the communicator during operation to about 10 mW and employing intermittent operation with an activity rate of less than 1% would make it possible to support operation for 1 year or more with a commercial coin-type lithium battery. (c) 2007 Wiley Periodicals, Inc.
引用
收藏
页码:38 / 43
页数:6
相关论文
共 50 条
  • [1] Ultralow-power CMOS/SOI circuit technology
    Kado, Yuichi
    Douseki, Takakuni
    Matsuya, Yasuyuki
    Tsukahara, Tsuneo
    Electrical Engineering in Japan (English translation of Denki Gakkai Ronbunshi), 2008, 162 (03): : 38 - 43
  • [2] Ultralow-power CMOS/SOI LSI design for future mobile systems
    Douseki, T
    Yamada, J
    Kyuragi, H
    2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, : 6 - 9
  • [3] Ultralow-power SRAM technology
    Mann, R.W. (rmann@us.ibm.com), 1600, IBM Corporation (47): : 5 - 6
  • [4] Ultralow-power SRAM technology
    Mann, RW
    Abadeer, WW
    Breitwisch, MJ
    Bula, O
    Brown, JS
    Colwill, BC
    Cottrell, PE
    Crocco, WG
    Furkay, SS
    Hauser, MJ
    Hook, TB
    Hoyniak, D
    Johnson, JM
    Lam, CH
    Mih, RD
    Rivard, J
    Moriwaki, A
    Phipps, E
    Putnam, CS
    Rainey, BA
    Toomey, JJ
    Younus, MI
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2003, 47 (5-6) : 553 - 566
  • [5] Temperature-compensated CMOS current reference circuit for ultralow-power subthreshold LSIs
    Hirose, Tetsuya
    Asai, Tetsuya
    Amemiya, Yoshihito
    IEICE ELECTRONICS EXPRESS, 2008, 5 (06): : 204 - 210
  • [6] Analysis and Design of an Ultralow-Power CMOS Relaxation Oscillator
    Denier, Urs
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (08) : 1973 - 1982
  • [7] Ultralow-power temperature-insensitive current reference circuit
    Hirose, T
    Asai, T
    Amemiya, Y
    Matsuoka, T
    Taniguchi, K
    2005 IEEE SENSORS, VOLS 1 AND 2, 2005, : 1205 - 1208
  • [8] Ultralow-power smart temperature sensor with subthreshold CMOS circuits
    Ueno, Ken
    Hirose, Tetsuya
    Asai, Tetsuya
    Amemiya, Yoshihito
    2006 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS, VOLS 1 AND 2, 2006, : 505 - +
  • [9] Ultralow-power adiabatic circuit semi-custom design
    Blotti, A
    Saletti, R
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (11) : 1248 - 1253
  • [10] Ultralow-power current reference circuit with low temperature dependence
    Hirose, T
    Matsuoka, T
    Taniguchi, K
    Asai, T
    Amemiya, Y
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (06) : 1142 - 1147