Low power logic circuit and SRAM cell applications with silicon on depletion layer CMOS (SODEL CMOS) technology

被引：1

作者：

Inaba, S ^{[1
]}

Nagano, H ^{[1
]}

Miyano, K ^{[1
]}

Mizushima, I ^{[1
]}

Okayama, Y ^{[1
]}

Nakauchi, T ^{[1
]}

Ishimaru, K ^{[1
]}

Ishiuchi, H ^{[1
]}

机构：

[1] Toshiba Co Ltd, Semicond Co, SoC Res & Dev Ctr, Isogo Ku, Yokohama, Kanagawa 2358522, Japan

来源：

PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2004年

关键词：

D O I：

10.1109/CICC.2004.1358783

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, AC performance of SODEL CMOS (1) is discussed, aiming for low power CMOS applications. Propagation delay time (,taupd) in SODEL CMOS has been improved up to 25% in five stacked nFET inverters, and about 30% better power-delay producthas been observed at same taupd, compared to conventional (conv.) bulk CMOS. In SRAM cell application of SODEL CMOS, high SNM of similar to 95 mV was observed at Vdd = 0.6 V. Smaller bitline delay is confirmed by SPICE simulations. Latch-up immunity for alpha-particle was found to be comparable to conv. bulk CMOS. Therefore, SODEL CMOS technology will give us better solution for low power SoC.

引用

页码：225 / 228

页数：4

共 50 条

[21] Design Topologies of a CMOS Charge Pump Circuit for Low Power Applications
Rahman, Labonnah Farzana
Marufuzzaman, Mohammad
Alam, Lubna
Bin Mokhtar, Mazlin
ELECTRONICS, 2021, 10 (06) : 1 - 13
[22] A loadless CMOS four-transistor SRAM cell in a 0.18-μm logic technology
Noda, K
Matsui, K
Takeda, K
Nakamura, N
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (12) : 2851 - 2855
[23] Analysis of Triple-Threshold Technique for Power Optimization in SRAM Bit-Cell for Low-Power Applications at 45 Nm CMOS Technology
Kumar, Sudershan
Ruhil, Shaifali
Shukla, Neeraj Kr
Birla, Shilpi
INTELLIGENT COMPUTING TECHNIQUES FOR SMART ENERGY SYSTEMS, 2020, 607 : 611 - 618
[24] Low Power Consumption based 4T SRAM Cell for CMOS 130nm Technology
Goyal, Anshul
Agarwal, Vimal Kumar
2016 8TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (CICN), 2016, : 590 - 593
[25] Evolution of Nanoscale Silicon CMOS Technology for Ultra Low Power Application
Matsukawa, T.
Morita, Y.
Mori, T.
Liu, Y. X.
O'uchi, S.
Migita, S.
Masahara, M.
2015 IEEE INTERNATIONAL MEETING FOR FUTURE OF ELECTRON DEVICES, KANSAI (IMFEDK), 2015,
[26] A 32nm CMOS low power SoC platform technology for foundry applications with functional high density SRAM
Wu, Shien-Yang
Chou, C. W.
Lin, C. Y.
Chiang, M. C.
Yang, C. K.
Liu, M. Y.
Hu, L. C.
Chang, C. H.
Wu, P. H.
Lin, C. I.
Chen, H. F.
Chang, S. Y.
Wang, S. H.
Tong, P. Y.
Hsieh, Y. L.
Tong, P. Y.
Liaw, J. J.
Pan, K. H.
Hsieh, C. H.
Chen, C. H.
Cheng, J. Y.
Yao, C. H.
Wan, W. K.
Lee, T. L.
Huang, K. T.
Chen, C. C.
Lin, K. C.
Yeh, L. Y.
Ku, K. C.
Chen, S. C.
Chang, C. W.
Lin, H. J.
Jang, S. M.
Lu, Y. C.
Shieh, J. H.
Tsai, M. H.
Song, J. Y.
Chen, K. S.
Chang, V.
Cheng, S. M.
Yang, S. H.
Diaz, C. H.
See, Y. C.
Liang, M. S.
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 263 - 266
[27] Low power VLSI CMOS circuit design
Elmasry, MI
ICM 2000: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2000, : 4 - 4
[28] Low Power CMOS circuit for Spike Detection
Sarje, Anshu
Abshire, Pamela
2011 IEEE SENSORS, 2011, : 928 - 931
[29] Low power Quaternary CMOS Circuit design
Madurwar, Karuna P.
Dakhole, P. K.
2009 SECOND INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2009), 2009, : 1159 - 1163
[30] Circuit techniques for low power CMOS GSI
Bhavnagarwala, AJ
De, VK
Austin, B
Meindl, JD
1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 193 - 196

← 1 2 3 4 5 →