A 256K CMOS SRAM WITH VARIABLE IMPEDANCE DATA-LINE LOADS

被引:10
|
作者
YAMAMOTO, S
TANIMURA, N
NAGASAWA, K
MEGURO, S
YASUI, T
MINATO, O
MASUHARA, T
机构
[1] Hitachi Ltd, Tokyo, Jpn, Hitachi Ltd, Tokyo, Jpn
关键词
D O I
10.1109/JSSC.1985.1052416
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
5
引用
收藏
页码:924 / 928
页数:5
相关论文
共 39 条
  • [31] 高速图象应用的4结构和CMOS 256k位动态RAM的研制
    王冠仁
    微电子学, 1985, (Z1) : 123 - 125
  • [32] A 25-NS 4-MBIT CMOS SRAM WITH DYNAMIC BIT-LINE LOADS
    MIYAJI, F
    MATSUYAMA, Y
    KANAISHI, Y
    SENOH, K
    EMORI, T
    HAGIWARA, Y
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) : 1213 - 1218
  • [34] A 12-NS ECL I/O 256K X 1-BIT SRAM USING A 1-MU-M BICMOS TECHNOLOGY
    KERTIS, RA
    SMITH, DD
    BOWMAN, TL
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (05) : 1048 - 1053
  • [35] 东芝研制单片集成160万元件的256k位CMOS静态RAM
    骆爱莲
    微电子学, 1985, (01) : 101 - 101
  • [36] An experimental 295 MHz CMOS 4Kx256 SRAM using bidirectional read/write shared sense amps and self-timed pulsed word-line drivers
    Kushiyama, N
    Tan, C
    Clark, R
    Lin, J
    Perner, F
    Martin, L
    Leonard, M
    Coussens, G
    Cham, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (11) : 1286 - 1290
  • [37] CMOS 196 Pico-Second Variable Delay Line Incorporating Active Reflection-Load in K-Band
    Wu, Hsien-Shun
    Wang, Chao-Wei
    Ko, Pei-Chun
    Ma, Jian-Guo
    Tzuang, Ching-Kuang
    2013 IEEE INTERNATIONAL WIRELESS SYMPOSIUM (IWS), 2013,
  • [39] A 5-NS 32-K X8/X9 BI-CMOS TTL SRAM WITH ALTERNATED BIT-LINE LOAD ARCHITECTURE
    OHBAYASHI, S
    SHIOMI, T
    MATSUO, R
    SUMI, T
    HONDA, H
    ISHIGAKI, Y
    UGA, K
    ISHIDA, M
    KOHNO, Y
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 1994, 77 (02): : 65 - 76