GRAPE-II - A SYSTEM-LEVEL PROTOTYPING ENVIRONMENT FOR DSP APPLICATIONS

被引:35
|
作者
LAUWEREINS, R
ENGELS, M
ADE, M
PEPERSTRAETE, JA
机构
关键词
D O I
10.1109/2.347998
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Grape-II (Graphical Rapid Prototyping Environment) is an advanced system-level development environment for specifying, compiling, debugging, simulating, and emulating digital-signal-processing applications. Its structured prototyping methodology reduces programming effort, and its use of general-purpose reusable hardware minimizes development cost. The general-purpose hardware consists of commercial DSP processors, bond-out versions of core processors, and FPGAs linked to form a powerful, heterogeneous multiprocessor, such as the Paradigm RP developed within the Retides (Real-Time DSP Emulation System) Esprit project and marketed by InCA/Zycad. Grape-II automates the prototyping methodology for these systems by offering tools for resource estimation, partitioning, assignment, routing, scheduling, code generation, and parameter modification. This prototyping approach has been successfully used for an audio processor for the consumer market, for a sender, receiver and channel simulator for digital audio broadcasting, and for a real-time video encoder for mobile applications. The video-encoder case study, described in the article, resulted in a full-speed operational prototype. This and other successes demonstrate the feasibility of the authors' strategy for prototyping real-time color video compression on a commercial DSP multiprocessor.
引用
收藏
页码:35 / 43
页数:9
相关论文
共 50 条
  • [21] System level virtual prototyping of DSP SOCs using grammar based approach
    Hemani, A
    Deb, AK
    Öberg, J
    Postula, A
    Lindqvist, D
    Fjellborg, B
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2000, 5 (3-4) : 295 - 311
  • [22] System level virtual prototyping of DSP SOCs using grammar based approach
    Hemani, Ahmed
    Deb, Abhijit Kumar
    Öberg, Johnny
    Postula, Adam
    Lindqvist, Dan
    Fjellborg, Björn
    Design Automation for Embedded Systems, 2000, 5 (03) : 295 - 311
  • [23] System Level Virtual Prototyping of DSP SOCs Using Grammar Based Approach
    Ahmed Hemani
    Abhijit Kumar Deb
    Johnny Oberg
    Adam Postula
    Dan Lindqvist
    Bjorn Fjellborg
    Design Automation for Embedded Systems, 2000, 5 : 295 - 311
  • [24] Practical Transient System-level ESD Modeling - Environment Contribution
    Beges, Remi
    Caignet, Fabrice
    Durier, Andre
    Marot, Christian
    Bafleur, Marise
    Nolhier, Nicolas
    2014 36TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2014,
  • [25] Introspection mechanisms for runtime verification in a system-level design environment
    Metzger, M.
    Anane, A.
    Rousseau, F.
    Vachon, J.
    Aboulhamid, E. M.
    MICROELECTRONICS JOURNAL, 2009, 40 (07) : 1124 - 1134
  • [26] HITA: An Architecture for System-level Testing of Healthcare IoT Applications
    Sartaj, Hassan
    Ali, Shaukat
    Yue, Tao
    Gjoby, Julie Marie
    SOFTWARE ARCHITECTURE: ECSA 2023 TRACKS, WORKSHOPS, AND DOCTORAL SYMPOSIUM, ECSA 2023, CASA 2023, AMP 2023, FAACS 2023, DEMESSA 2023, QUALIFIER 2023, TWINARCH 2023, 2024, 14590 : 451 - 468
  • [27] Innovative system-level design environment based on FORM for transport processing system
    Higuchi, K
    Shirakawa, K
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 883 - 890
  • [28] Efficient system-level functional verification methodology for multimedia applications
    Cupák, M
    Catthoor, F
    De Man, HJ
    IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (02): : 56 - 64
  • [29] System-Level RF Desense Characterization for Mobile Computer Applications
    Lee, Jaejin
    Hsu, Hao-han
    2020 IEEE USNC-CNC-URSI NORTH AMERICAN RADIO SCIENCE MEETING (JOINT WITH AP-S SYMPOSIUM), 2020, : 31 - 32
  • [30] System-level parallelism and concurrency maximisation in reconfigurable computing applications
    El-Araby, Esam
    Taher, Mohamed
    Gaj, Kris
    El-Ghazawi, Tarek
    Caliga, David
    Alexandridis, Nikitas
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2006, 2 (1-2) : 62 - 72