GRAPE-II - A SYSTEM-LEVEL PROTOTYPING ENVIRONMENT FOR DSP APPLICATIONS

被引:35
|
作者
LAUWEREINS, R
ENGELS, M
ADE, M
PEPERSTRAETE, JA
机构
关键词
D O I
10.1109/2.347998
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Grape-II (Graphical Rapid Prototyping Environment) is an advanced system-level development environment for specifying, compiling, debugging, simulating, and emulating digital-signal-processing applications. Its structured prototyping methodology reduces programming effort, and its use of general-purpose reusable hardware minimizes development cost. The general-purpose hardware consists of commercial DSP processors, bond-out versions of core processors, and FPGAs linked to form a powerful, heterogeneous multiprocessor, such as the Paradigm RP developed within the Retides (Real-Time DSP Emulation System) Esprit project and marketed by InCA/Zycad. Grape-II automates the prototyping methodology for these systems by offering tools for resource estimation, partitioning, assignment, routing, scheduling, code generation, and parameter modification. This prototyping approach has been successfully used for an audio processor for the consumer market, for a sender, receiver and channel simulator for digital audio broadcasting, and for a real-time video encoder for mobile applications. The video-encoder case study, described in the article, resulted in a full-speed operational prototype. This and other successes demonstrate the feasibility of the authors' strategy for prototyping real-time color video compression on a commercial DSP multiprocessor.
引用
收藏
页码:35 / 43
页数:9
相关论文
共 50 条
  • [31] System-Level Performance Analysis of Embedded Systems for GSM Applications
    Prasad, M. Rajendra
    Reddy, D. Krishna
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON NANO-ELECTRONICS, CIRCUITS & COMMUNICATION SYSTEMS, 2017, 403 : 287 - 302
  • [32] Fast and extensive system-level memory exploration for ATM applications
    Slock, P
    Wuytack, S
    Catthoor, F
    deJong, G
    TENTH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, PROCEEDINGS, 1997, : 74 - 81
  • [33] System-level integrated circuits for phased array antenna applications
    Shalkhauser, KA
    Windyka, JA
    Dening, DC
    Fithian, MJ
    1996 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 1996, : 1593 - 1596
  • [34] A methodology for system-level synthesis of mixed-signal applications
    Oehler, P
    Grimm, C
    Waldschmidt, K
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (06) : 935 - 942
  • [35] Efficient system-level prototyping of power-aware dynamic memory managers for embedded systems
    Atienza, D
    Mamagkakis, S
    Poletti, F
    Mendias, JM
    Catthoor, F
    Benini, L
    Soudris, D
    INTEGRATION-THE VLSI JOURNAL, 2006, 39 (02) : 113 - 130
  • [36] A system-level co-verification environment for ATM hardware design
    Post, G
    Muller, A
    Grotker, T
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 424 - 428
  • [37] Integrated Floating-Gate Programming Environment for System-Level ICs
    Kim, Sihwan
    Hasler, Jennifer
    George, Suma
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (06) : 2244 - 2252
  • [38] An integrated system-level modelling and simulation environment for embedded control systems
    Bruns, J
    Müller-Schloer, C
    ESM'99 - MODELLING AND SIMULATION: A TOOL FOR THE NEXT MILLENNIUM, VOL 1, 1999, : 247 - 251
  • [39] SLEP - System level estimation and partitioning: A software environment for rapid prototyping
    Wang, T
    Haggard, RL
    PROCEEDINGS OF THE TWENTY-EIGHTH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 1996, : 401 - 405
  • [40] Exploration and Rapid Prototyping of DSP Applications using SystemC Behavioral Simulation and High-level Synthesis
    Farhat Thabet
    Philippe Coussy
    Dominique Heller
    Eric Martin
    Journal of Signal Processing Systems, 2009, 56 : 167 - 186