LATENCY COST AND ARCHITECTURE

被引：0
|
作者：
SENZIG, DN
TUNG, C
PANIGRAHI, VG
RAU, BR
WENSLEY, JH
HOLLANDER, GL
机构：
[1] HEWLETT PACKARD CO,SAN DIEGO,CA 92100
[2] IBM CORP,SAN DIEGO,CA
[3] BURROUGHS CORP,SAN DIEGO,CA
[4] STANFORD UNIV,STANFORD,CA
[5] STANFORD RES INST,STANFORD,CA
来源：
COMPUTER | 1976年 / 9卷 / 03期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：8 / 10
页数：3
相关论文
共 50 条
  • [1] Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture
    Lee, Donghyuk
    Kim, Yoongu
    Seshadri, Vivek
    Liu, Jamie
    Subramanian, Lavanya
    Mutlu, Onur
    19TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA2013), 2013, : 615 - 626
  • [2] On the cost, latency, and bandwidth of LIGHTNESS data center network architecture
    Yan, Fulong
    Miao, Wang
    Dorren, Harm
    Calabretta, Nicola
    2015 INTERNATIONAL CONFERENCE ON PHOTONICS IN SWITCHING (PS), 2015, : 130 - 132
  • [3] Low-Latency Low-Cost Architecture for Square and Cube Roots
    Jo, Jihyuck
    Park, In-Cheol
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2017, E100A (09): : 1951 - 1955
  • [4] Towards cost-effective and low latency data center network architecture
    Wang, Ting
    Su, Zhiyang
    Xia, Yu
    Qin, Bo
    Hamdi, Mounir
    COMPUTER COMMUNICATIONS, 2016, 82 : 1 - 12
  • [5] A high-speed link layer architecture for low latency and memory cost reduction
    Lee, Jaesung
    Lee, Hyuk-Jae
    Lee, Chanho
    COMPUTER JOURNAL, 2007, 50 (05): : 616 - 628
  • [6] A high-speed link layer architecture for low latency and memory cost reduction
    Lee, Jaesung
    Lee, Hyuk-Jae
    Lee, Chanho
    Computer Journal, 2007, 50 (05): : 616 - 628
  • [7] A Low-Cost Reduced-Latency DRAM Architecture With Dynamic Reconfiguration of Row Decoder
    Bai, Fujun
    Wang, Song
    Jia, Xuerong
    Guo, Yixin
    Yu, Bing
    Wang, Hang
    Lai, Cong
    Ren, Qiwei
    Sun, Hongbin
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (01) : 128 - 141
  • [8] Autonomous driving systems hardware and software architecture exploration: optimizing latency and cost under safety constraints
    Collin, Anne
    Siddiqi, Afreen
    Imanishi, Yuto
    Rebentisch, Eric
    Tanimichi, Taisetsu
    de Weck, Olivier L.
    SYSTEMS ENGINEERING, 2020, 23 (03) : 327 - 337
  • [9] Effects of Communication Latency, Overhead, and Bandwidth in a Cluster Architecture Architecture
    Computer Architecture News, 25 (02):
  • [10] Ultra-reliable low latency services: 5G architecture and operational alternatives with cost analysis
    Kiess, Wolfgang
    Lang, Ekkehard
    Hoffmann, Klaus
    Morper, Hans-Jochen
    Varga, Jozsef
    2019 IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE (WCNC), 2019,
12345