LATENCY COST AND ARCHITECTURE

被引：0
|
作者：
SENZIG, DN
TUNG, C
PANIGRAHI, VG
RAU, BR
WENSLEY, JH
HOLLANDER, GL
机构：
[1] HEWLETT PACKARD CO,SAN DIEGO,CA 92100
[2] IBM CORP,SAN DIEGO,CA
[3] BURROUGHS CORP,SAN DIEGO,CA
[4] STANFORD UNIV,STANFORD,CA
[5] STANFORD RES INST,STANFORD,CA
来源：
COMPUTER | 1976年 / 9卷 / 03期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：8 / 10
页数：3
相关论文
共 50 条
  • [41] Implementing an Efficient Architecture for Latency Optimisation in Smart Farming
    Makondo, Ntshuxeko
    Kobo, Hlabishi I.
    Mathonsi, Topside E.
    Plessis, Deon P. Du
    IEEE ACCESS, 2024, 12 : 140502 - 140526
  • [42] Multihardware Adaptive Latency Prediction for Neural Architecture Search
    Lin, Chengmin
    Yang, Pengfei
    Wang, Quan
    Guo, Yitong
    Wang, Zhenyi
    IEEE INTERNET OF THINGS JOURNAL, 2025, 12 (03): : 3385 - 3398
  • [43] REM latency and sleep architecture in recreational marijuana users
    Liguori, A
    Jarrett, DB
    McCall, WV
    SLEEP, 2003, 26 : A84 - A84
  • [44] A Low Latency Secure Communication Architecture for Microgrid Control
    Kondoro, Aron
    Ben Dhaou, Imed
    Tenhunen, Hannu
    Mvungi, Nerey
    ENERGIES, 2021, 14 (19)
  • [45] Memory latency optimizations for the elementary functions on the Sunway architecture
    Bei Zhou
    Yongzhong Huang
    Jinchen Xu
    Shaozhong Guo
    Hongyuan Qi
    The Journal of Supercomputing, 2019, 75 : 3917 - 3944
  • [46] An Area-Efficient Euclid Architecture with Low Latency
    Li, Xiao-Chun
    Mao, Jun-Fa
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2006, 1 (3-4): : 221 - 227
  • [47] Tiered-Latency DRAM: Enabling Low-Latency Main Memory at Low Cost
    Lee, Donghyuk
    Kim, Yoongu
    Seshadri, Vivek
    Liu, Jamie
    Subramanian, Lavanya
    Mutlu, Onur
    IPSI BGD TRANSACTIONS ON INTERNET RESEARCH, 2018, 14 (02):
  • [48] Gandhi and Architecture: A Time for Low-Cost Architecture
    Tewari, Saurabh
    CONTRIBUTIONS TO INDIAN SOCIOLOGY, 2024, 58 (01) : 127 - 130
  • [49] Analysis of multicomputer schedules in cost and latency model of communication
    Chochia, G
    Boeres, C
    Thanisch, P
    Norman, MG
    ABSTRACT MACHINE MODELS FOR PARALLEL AND DISTRIBUTED COMPUTING, 1996, : 29 - 42
  • [50] Implementing a low cost, low latency parallel platform
    Chiola, G
    Ciaccio, G
    PARALLEL COMPUTING, 1997, 22 (13) : 1703 - 1717
12345