ASIC DESIGN - HIGH-DENSITY ICS NEED DESIGN-FOR-TEST METHODS

被引：0
|
作者：
MARKOWITZ, MC
机构：
来源：
EDN | 1988年 / 33卷 / 24期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：73 / &
相关论文
共 50 条
  • [11] Incorporating physical design-for-test into routing
    McGowen, R
    Ferguson, FJ
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 685 - 693
  • [12] A framework for distributed and hierarchical design-for-test
    Ravikumar, CP
    Dandamudi, R
    Devanathan, VR
    Haldar, N
    Kiran, K
    Kumar, PSV
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 497 - 503
  • [13] Design and Test of an Intraoral Electrode Grid for Tongue High-Density Electromyography
    Botter, Alberto
    Vieira, Taian
    Busso, Chiara
    Vitali, Federica
    Gazzoni, Marco
    Cerone, Giacinto L.
    IEEE TRANSACTIONS ON NEURAL SYSTEMS AND REHABILITATION ENGINEERING, 2024, 32 : 2805 - 2814
  • [14] Design of high-density electron spin-polarized test masses
    Carbone, L.
    Panjwani, H.
    Speake, C. C.
    CLASSICAL AND QUANTUM GRAVITY, 2009, 26 (14)
  • [15] A new die-level flexible design-for-test architecture for 3D stacked ICs
    Zhang, Qingping
    Zhan, Wenfa
    Wen, Xiaoqing
    INTEGRATION-THE VLSI JOURNAL, 2024, 97
  • [16] Behavior-preserving transformations for design-for-test
    Voeten, JPM
    Vranken, HPE
    PROCEEDINGS OF THE 26TH EUROMICRO CONFERENCE, VOLS I AND II, 2000, : 193 - 201
  • [17] Design-for-test of asynchronous Networks-On-Chip
    Tran, Xuan-Tu
    Beroulle, Vincent
    Durupt, Jean
    Robach, Chantal
    Bertrand, Francois
    PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2006, : 163 - +
  • [18] Design-for-test in a multiple substrate multichip module
    Jorgenson, JA
    Wagner, RJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1997, 10 (1-2): : 97 - 108
  • [19] From design-for-test to design-for-debug-and-test: Analysis of requirements and limitations for 1149.1
    Alves, GR
    Ferreira, JMM
    17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 473 - 480
  • [20] ASIC DESIGN ENVIRONMENT PRODUCES ANALOG DIGITAL ICS
    GOERING, R
    COMPUTER DESIGN, 1987, 26 (20): : 48 - 49
12345