Incorporating physical design-for-test into routing

被引：0
|
作者：
McGowen, R [1 ]
Ferguson, FJ [1 ]
机构：
[1] Intel Corp, Santa Clara, CA 95052 USA
来源：
ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY | 1997年
关键词：
D O I：
10.1109/TEST.1997.639681
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In addition to automatically generating correct wiring, routers are used to meet additional design goals. Examples include reducing capacitive coupling and improving yield. Using routers to improve testability has been mentioned in the literature, but concrete rules or methods have not been explained or implemented. In this paper, we show how a modified router improves bridge fault testability for two different test metrics, static-voltage testing and pseudoexhaustive segmentation testing, with no significant increase in area or time. This method is flexible in that further testability improvements are possible by trading off routing area or routing time.
引用
收藏
页码：685 / 693
页数：9
相关论文
共 50 条
  • [1] Design-for-test techniques
    Lovelace, ME
    AUTOTESTCON '97 - IEEE SYSTEMS READINESS TECHNOLOGY CONFERENCE, 1997 IEEE AUTOTESTCON PROCEEDINGS, 1997, : 390 - 393
  • [2] Design-for-test methodologies and tools for ASIC design
    Strickland, Terry
    Electronic Products (Garden City, New York), 1995, 38 (01):
  • [3] IC design-for-test and testability features
    Press, Ron
    2008 IEEE AUTOTESTCON, VOLS 1 AND 2, 2008, : 407 - 410
  • [4] DESIGN-FOR-TEST METHODOLOGIES AND TOOLS FOR ASIC DESIGN
    STRICKLAND, T
    ELECTRONIC PRODUCTS MAGAZINE, 1995, 38 (01): : 25 - &
  • [5] A framework for distributed and hierarchical design-for-test
    Ravikumar, CP
    Dandamudi, R
    Devanathan, VR
    Haldar, N
    Kiran, K
    Kumar, PSV
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 497 - 503
  • [6] Behavior-preserving transformations for design-for-test
    Voeten, JPM
    Vranken, HPE
    PROCEEDINGS OF THE 26TH EUROMICRO CONFERENCE, VOLS I AND II, 2000, : 193 - 201
  • [7] LASER PRINTER DESIGN STRATEGY EMPHASIZES DESIGN-FOR-TEST
    CHILD, J
    COMPUTER DESIGN, 1992, 31 (01): : 91 - 93
  • [8] Design-for-test of asynchronous Networks-On-Chip
    Tran, Xuan-Tu
    Beroulle, Vincent
    Durupt, Jean
    Robach, Chantal
    Bertrand, Francois
    PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2006, : 163 - +
  • [9] Design-for-test in a multiple substrate multichip module
    Jorgenson, JA
    Wagner, RJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1997, 10 (1-2): : 97 - 108
  • [10] A new design-for-test technique for reducing SOC test time
    Rao, CVG
    Chowdhury, DR
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 879 - 882
12345