Incorporating physical design-for-test into routing

被引:0
|
作者
McGowen, R [1 ]
Ferguson, FJ [1 ]
机构
[1] Intel Corp, Santa Clara, CA 95052 USA
关键词
D O I
10.1109/TEST.1997.639681
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In addition to automatically generating correct wiring, routers are used to meet additional design goals. Examples include reducing capacitive coupling and improving yield. Using routers to improve testability has been mentioned in the literature, but concrete rules or methods have not been explained or implemented. In this paper, we show how a modified router improves bridge fault testability for two different test metrics, static-voltage testing and pseudoexhaustive segmentation testing, with no significant increase in area or time. This method is flexible in that further testability improvements are possible by trading off routing area or routing time.
引用
收藏
页码:685 / 693
页数:9
相关论文
共 50 条
  • [21] Successful implementation of scan-based design-for-test
    Chandra, S
    EE-EVALUATION ENGINEERING, 1996, 35 (09): : 45 - &
  • [22] A Complete Design-for-Test Scheme for Reconfigurable Scan Networks
    Natalia Lylina
    Chih-Hao Wang
    Hans-Joachim Wunderlich
    Journal of Electronic Testing, 2022, 38 : 603 - 621
  • [23] Design-for-Test for Intermittent Faults in STT-MRAMs
    Yuan, Sicong
    Yaldagard, Mohammad Amin
    Xun, Hanzhi
    Fieback, Moritz
    Marinissen, Erik Jan
    Kim, Woojin
    Rao, Siddharth
    Couet, Sebastien
    Taouil, Mottaqiallah
    Hamdioui, Said
    IEEE EUROPEAN TEST SYMPOSIUM, ETS 2024, 2024,
  • [24] Design-for-Test and Test Time Optimization for 3D SOCs
    Roy, Surajit Kumar
    Giri, Chandan
    2017 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2017,
  • [25] Secure scan: A design-for-test architecture for crypto chips
    Yang, Bo
    Wu, Kaijie
    Karri, Ramesh
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (10) : 2287 - 2293
  • [26] Economic evaluation of design-for-test alternatives for microelectronics products
    Wang, Z
    Knight, WA
    CIRP ANNALS-MANUFACTURING TECHNOLOGY, 2002, 51 (01) : 123 - 126
  • [27] A holistic parallel and hierarchical approach towards design-for-test
    Ravikumar, CP
    Hetherington, G
    INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 345 - 354
  • [28] A Complete Design-for-Test Scheme for Reconfigurable Scan Networks
    Lylina, Natalia
    Wang, Chih-Hao
    Wunderlich, Hans-Joachim
    Journal of Electronic Testing: Theory and Applications (JETTA), 2022, 38 (06): : 603 - 621
  • [29] Addressing early design-for-test synthesis in a production environment
    Chickermane, V
    Zarrineh, K
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 246 - 255
  • [30] Secure scan: A design-for-test architecture for crypto chips
    Yang, B
    Wu, KJ
    Karri, R
    42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, : 135 - 140