Incorporating physical design-for-test into routing

被引：0
|
作者：
McGowen, R [1 ]
Ferguson, FJ [1 ]
机构：
[1] Intel Corp, Santa Clara, CA 95052 USA
来源：
ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY | 1997年
关键词：
D O I：
10.1109/TEST.1997.639681
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In addition to automatically generating correct wiring, routers are used to meet additional design goals. Examples include reducing capacitive coupling and improving yield. Using routers to improve testability has been mentioned in the literature, but concrete rules or methods have not been explained or implemented. In this paper, we show how a modified router improves bridge fault testability for two different test metrics, static-voltage testing and pseudoexhaustive segmentation testing, with no significant increase in area or time. This method is flexible in that further testability improvements are possible by trading off routing area or routing time.
引用
收藏
页码：685 / 693
页数：9
相关论文
共 50 条
  • [41] Towards Heterogeneous Microsystems Design-for-Test in a Graduate Student Environment
    Stokes, Peter A.
    Mallard, Robert E.
    2009 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION, 2009, : 81 - 84
  • [42] ENHANCING DESIGN-FOR-TEST FOR ACTIVE ANALOG FILTERS BY USING CLP(R)
    NOVAK, F
    MOZETIC, I
    SANTOZARNIK, M
    BIASIZZO, A
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1993, 4 (03) : 215 - 229
  • [43] An IDDQ-Based Source Driver IC Design-for-Test Technique
    Lin, S. -S.
    Kao, C. -L.
    Huang, J. -L.
    Lee, C. -C.
    Huang, X-L
    2013 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2013, : 393 - 398
  • [44] Low-power design-for-test implementation on phase-locked loop design
    Yadlapati, Avinash
    Kakarla, Hari Kishore
    MEASUREMENT & CONTROL, 2019, 52 (7-8): : 995 - 1001
  • [45] Implementing Design-for-Test within a Tile-Based Design Methodology - Challenges and Solutions
    Yellapragada, Venkat
    Raman, Suresh
    Shivaray, Banadappa
    Romain, Luc
    NadeauDostie, Benoit
    Keim, Martin
    Cote, J. F.
    Au, Albert
    Podichetty, Giri
    Anbalan, Ashok
    2018 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2018), 2018, : 43 - 48
  • [46] Design-for-Test Methodology for Non-Scan At-Speed Testing
    Banga, Mainak
    Rahagude, Nikhil
    Hsiao, Michael S.
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 191 - 196
  • [47] A Design-for-Test Solution for Monolithic 3D Integrated Circuits
    Wang, Ran
    Chakrabarty, Krishnendu
    2016 21TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2016,
  • [48] A Design-for-Test Solution for Monolithic 3D Integrated Circuits
    Koneru, Abhishek
    Kannan, Sukeshwar
    Chakrabarty, Krishnendu
    2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 685 - 688
  • [49] Security Vulnerability Analysis of Design-for-Test Exploits for Asset Protection in SoCs
    Contreras, Gustavo K.
    Nahiyan, Adib
    Bhunia, Swarup
    Forte, Domenic
    Tehranipoor, Mark
    2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2017, : 617 - 622
  • [50] A Comprehensive Design-for-Test Infrastructure in the Context of Security-Critical Applications
    Saeed, Samah Mohamed
    Sinanoglu, Ozgur
    IEEE DESIGN & TEST, 2017, 34 (01) : 57 - 64
12345