Incorporating physical design-for-test into routing

被引：0

作者：

McGowen, R ^{[1
]}

Ferguson, FJ ^{[1
]}

机构：

[1] Intel Corp, Santa Clara, CA 95052 USA

来源：

ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY | 1997年

关键词：

D O I：

10.1109/TEST.1997.639681

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In addition to automatically generating correct wiring, routers are used to meet additional design goals. Examples include reducing capacitive coupling and improving yield. Using routers to improve testability has been mentioned in the literature, but concrete rules or methods have not been explained or implemented. In this paper, we show how a modified router improves bridge fault testability for two different test metrics, static-voltage testing and pseudoexhaustive segmentation testing, with no significant increase in area or time. This method is flexible in that further testability improvements are possible by trading off routing area or routing time.

引用

页码：685 / 693

页数：9

共 50 条

[31] Integrating Design-for-Test Techniques for On-Line Test of System-on-Chip
Wang Ying
Fan Xinnan
PROCEEDINGS OF THE THIRD INTERNATIONAL SYMPOSIUM ON TEST AUTOMATION & INSTRUMENTATION, VOLS 1 - 4, 2010, : 31 - 34
[32] A Framework for Configurable Joint-Scan Design-for-Test Architecture
Tudu, Jaynarayan T.
Ahlawat, Satyadev
Shukla, Sonali
Singh, Virendra
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2021, 37 (5-6): : 593 - 611
[33] Implementation of a design-for-test architecture for asynchronous Networks-on-Chip
Tran, Xuan-Tu
Durupt, Jean
Thonnart, Yvain
Bertrand, Francois
Beroulle, Vincent
Robach, Chantal
NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, 2007, : 216 - 216
[34] A Framework for Configurable Joint-Scan Design-for-Test Architecture
Jaynarayan T. Tudu
Satyadev Ahlawat
Sonali Shukla
Virendra Singh
Journal of Electronic Testing, 2021, 37 : 593 - 611
[35] ASIC DESIGN - HIGH-DENSITY ICS NEED DESIGN-FOR-TEST METHODS
MARKOWITZ, MC
EDN, 1988, 33 (24) : 73 - &
[36] HOW MUCH CAN DESIGN-FOR-TEST REDUCE THE NEED FOR TESTING
GABAY, J
COMPUTER DESIGN, 1990, 29 (17): : 94 - &
[37] Design-for-Test of Digitally-Assisted Analog IPs for Automotive SoCs
Xing, Yizi
Fang, Liquan
2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 185 - 191
[38] Design-for-test strategies for analogue and mixed-signal integrated circuits
Richardson, A
Olbrich, T
Liberali, V
Maloberti, F
38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 1139 - 1144
[39] A Design-For-Test Apparatus for Measuring On-Chip Temperature with Fine Granularity
Tandon, James S.
Sasaki, Masahiro
Ikeda, Makoto
Asada, Kunihiro
2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 27 - 32
[40] EXTENDING DESIGN-FOR-TEST INTO THE ANALOG AND MIXED-SIGNAL DOMAINS
LOPRESTI, PV
AT&T TECHNICAL JOURNAL, 1994, 73 (02): : 49 - 55

← 1 2 3 4 5 →