FAULT TOLERANCE IN VLSI CIRCUITS

被引：41
|
作者：
KOREN, I
SINGH, AD
机构：
[1] Dept. of Electrical and Computer Engineering, University of Massachusetts, Amherst
来源：
COMPUTER | 1990年 / 23卷 / 07期
基金：
美国国家科学基金会;
关键词：
D O I：
10.1109/2.56854
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
[No abstract available]
引用
收藏
页码：73 / 83
页数：11
相关论文
共 50 条
  • [21] Design of Fault Injection Technique for VLSI Digital Circuits
    Lavanyashree, B. J.
    Jamuna, S.
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 1601 - 1605
  • [22] Defect tolerance in VLSI circuits: Techniques and yield analysis
    Koren, I
    Koren, Z
    PROCEEDINGS OF THE IEEE, 1998, 86 (09) : 1819 - 1836
  • [23] Integrated approach for circuit and fault extraction of VLSI circuits
    Goncalves, FM
    Teixeira, IC
    Teixeira, JP
    1996 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1996, : 96 - 104
  • [24] FAULT MODELING OF PHYSICAL FAILURES IN CMOS VLSI CIRCUITS
    ZAGHLOUL, ME
    GOBOVIC, D
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (12): : 1528 - 1543
  • [25] Special section on defect and fault tolerance in VLSI systems
    Leveugle, R
    Chapman, G
    MICROELECTRONICS JOURNAL, 2003, 34 (01) : 1 - 1
  • [26] DISTRIBUTED FAULT SIMULATION WITH COLLABORATIVE LOAD BALANCING FOR VLSI CIRCUITS
    Ivask, Eero
    Devadze, Sergei
    Ubar, Raimund
    SCALABLE COMPUTING-PRACTICE AND EXPERIENCE, 2011, 12 (01): : 153 - 163
  • [27] Prolog to Defect tolerance in VLSI circuits: Techniques and yield analysis
    Falk, H
    PROCEEDINGS OF THE IEEE, 1998, 86 (09) : 1817 - 1818
  • [28] System level test generation and fault simulation for VLSI circuits
    Ma, YH
    Sun, YH
    Chen, HY
    1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 396 - 399
  • [29] Techniques for transient fault sensitivity analysis and reduction in VLSI circuits
    Maheshwari, A
    Koren, I
    Burleson, W
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 597 - 604
  • [30] Distributed fault simulation with collaborative load balancing for vlsi circuits
    Ivask, Eero
    Devadze, Sergei
    Ubar, Raimund
    Scalable Computing, 2011, 12 (01): : 153 - 163
12345