FAULT TOLERANCE IN VLSI CIRCUITS

被引：41
|
作者：
KOREN, I
SINGH, AD
机构：
[1] Dept. of Electrical and Computer Engineering, University of Massachusetts, Amherst
来源：
COMPUTER | 1990年 / 23卷 / 07期
基金：
美国国家科学基金会;
关键词：
D O I：
10.1109/2.56854
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
[No abstract available]
引用
收藏
页码：73 / 83
页数：11
相关论文
共 50 条
  • [41] EMPIRICAL FAILURE ANALYSIS AND VALIDATION OF FAULT MODELS IN CMOS VLSI CIRCUITS
    PANCHOLY, A
    RAJSKI, J
    MCNAUGHTON, LJ
    IEEE DESIGN & TEST OF COMPUTERS, 1992, 9 (01): : 72 - 83
  • [42] A Verification Strategy for Fault-Detection and Fault-Tolerance Circuits
    Boschi, Gabriele
    Mariani, Riccardo
    Lorenzini, Stefano
    2011 IEEE 17TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2011,
  • [43] Using simulated fault injection for fault tolerance assessment of quantum circuits
    Boncalo, Oana
    Udrescu, Mihai
    Prodan, Lucian
    Vladutiu, Mircea
    Amaricai, Alexandru
    40TH ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS, 2007, : 213 - +
  • [44] Evaluating and improving transient error tolerance of CMOS digital VLSI circuits
    Zhao, Chong
    Dey, Sujit
    2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 814 - +
  • [45] Switch-level differential fault simulation of MOS VLSI circuits
    Vandris, E
    Sobelman, G
    VLSI DESIGN, 1996, 4 (03) : 217 - 229
  • [46] Balanced Scan Chain Analysis to Improve Fault Coverage in VLSI circuits
    Somanathan, Geethu Remadevi
    Bhakthavathchalu, Ramesh
    Krishnakumar, M.
    PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT 2021), 2021, : 307 - 311
  • [47] FAULT DIAGNOSIS FOR ANALOG CIRCUITS WITH TOLERANCE—MINIMUM TOLERANCE ESTIMATION ALGORITHM
    杨嘉伟
    杨士元
    陆强
    JournalofElectronics(China), 1994, (01) : 28 - 36
  • [48] Synthesis of Fault-Tolerance Circuits by Genetic Algorithms
    Shlyakov, Alexandr N.
    Kamenskih, Anton N.
    Mazunina, Elizaveta S.
    PROCEEDINGS OF THE 2017 IEEE RUSSIA SECTION YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING CONFERENCE (2017 ELCONRUS), 2017, : 339 - 341
  • [49] Strategy for soft fault diagnosis on analog circuits with tolerance
    Dong Haidi
    Liu Gang
    Wang Junti
    Pan Dianheng
    Xie Hui
    PROCEEDINGS OF 2017 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS (ICEMI), VOL 1, 2017, : 331 - 335
  • [50] Optimum fault screening location of analog circuits with tolerance
    Peng, MF
    He, YG
    6TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XVII, PROCEEDINGS: INDUSTRIAL SYSTEMS AND ENGINEERING III, 2002, : 286 - 289
12345