YIELD ESTIMATION MODEL FOR VLSI ARTWORK EVALUATION

被引：80

|

作者：

MALY, W

DESZCZKA, J

机构：

来源：

ELECTRONICS LETTERS | 1983年 / 19卷 / 06期

关键词：

D O I：

10.1049/el:19830156

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：226 / 227

页数：2

相关论文

共 50 条

[1] VLSI DESIGN AND ARTWORK VERIFICATION
TUCKER, MG
HAYDAMACK, WJ
[J]. HEWLETT-PACKARD JOURNAL, 1981, 32 (06): : 25 - 29
[2] VLSI YIELD PREDICTION AND ESTIMATION - A UNIFIED FRAMEWORK
MALY, W
STROJWAS, AJ
DIRECTOR, SW
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1986, 5 (01) : 114 - 130
[3] AN INTERACTIVE VLSI CAD TOOL FOR YIELD ESTIMATION
WAGNER, IA
KOREN, I
[J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1995, 8 (02) : 130 - 138
[4] STATISTICAL PERFORMANCE MODELING AND PARAMETRIC YIELD ESTIMATION OF MOS VLSI
YU, TK
KANG, SM
HAJJ, IN
TRICK, TN
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (06) : 1013 - 1022
[5] AN INTEGRATED APPROACH FOR HIERARCHICAL VERIFICATION OF VLSI MASK ARTWORK
STEVENS, SN
MCCABE, S
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (02) : 501 - 509
[6] Parametric yield estimation for deep sub-micron VLSI circuits
Jess, J
[J]. 15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2002, : 387 - 388
[7] STATISTICAL MODELING FOR EFFICIENT PARAMETRIC YIELD ESTIMATION OF MOS VLSI CIRCUITS
COX, P
YANG, P
MAHANTSHETTI, SS
CHATTERJEE, P
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (01) : 391 - 398
[8] STATISTICAL MODELING FOR EFFICIENT PARAMETRIC YIELD ESTIMATION OF MOS VLSI CIRCUITS
COX, P
YANG, P
MAHANTSHETTI, SS
CHATTERJEE, P
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) : 471 - 478
[9] Crosstalk Model and Estimation Formula for VLSI Interconnect Wires
Liu Ling\|zhi
[J]. Wuhan University Journal of Natural Sciences, 2002, (03) : 333 - 337
[10] A precise model for leakage power estimation in VLSI circuits
Derakhshandeh, J
Masoumi, N
Kasiri, B
Farazmand, Y
Akbarzadeh
Aghnoot, S
[J]. FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 337 - 340

← 1 2 3 4 5 →