Parametric yield estimation for deep sub-micron VLSI circuits

被引：0
|
作者：
Jess, J [1 ]
机构：
[1] Tech Univ Eindhoven, NL-5600 MB Eindhoven, Netherlands
来源：
15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS | 2002年
关键词：
D O I：
10.1109/SBCCI.2002.1137689
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：387 / 388
页数：2
相关论文
共 50 条
  • [1] Crosstalk estimation in deep sub-micron VLSI
    Sun, LL
    Peng, R
    [J]. 2004 4th INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, 2004, : 891 - 894
  • [2] Noise estimation for deep sub-micron integrated circuits
    陈彬
    杨华中
    汪惠
    [J]. Science China(Information Sciences), 2001, (05) : 396 - 400
  • [3] Noise estimation for deep sub-micron integrated circuits
    Bin Chen
    Huazhong Yang
    Hui Wang
    [J]. Science in China Series : Information Sciences, 2001, 44 (5): : 396 - 400
  • [4] SUB-MICRON VLSI MEMORY-CIRCUITS
    MANO, T
    YAMADA, J
    INOUE, J
    NAKAJIMA, S
    [J]. ISSCC DIGEST OF TECHNICAL PAPERS, 1983, 26 : 234 - &
  • [5] Reliability versus yield and die location in deep sub-micron VLSI
    Riordan, W
    Miller, R
    Hicks, J
    [J]. ISSM 2000: NINTH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, PROCEEDINGS, 2000, : 207 - 210
  • [6] Deep sub-micron stud-via technology for superconductor VLSI circuits
    Tolpygo, Sergey K.
    Bolkhovsky, V.
    Weir, T.
    Johnson, L. M.
    Oliver, W. D.
    Gouker, M. A.
    [J]. 11TH EUROPEAN CONFERENCE ON APPLIED SUPERCONDUCTIVITY (EUCAS2013), PTS 1-4, 2014, 507
  • [7] Deep sub-micron stud-via technology of superconductor VLSI circuits
    Tolpygo, Sergey K.
    Bolkhovsky, V.
    Weir, T.
    Johnson, L. M.
    Oliver, W. D.
    Gouker, M. A.
    [J]. SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 2014, 27 (02):
  • [8] SUB-MICRON VLSI
    BUSS, D
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (10) : 1660 - 1660
  • [9] Design of deep sub-micron CMOS circuits
    Joshi, R
    Roy, K
    [J]. 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 15 - 16
  • [10] Area optimization in deep sub-micron VLSI design
    Wang, DH
    Yu, Q
    Liu, Y
    [J]. 2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 800 - 803
12345