Design of deep sub-micron CMOS circuits

被引：2

作者：

Joshi, R ^{[1
]}

Roy, K ^{[1
]}

机构：

[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA

来源：

16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS | 2003年

关键词：

D O I：

10.1109/ICVD.2003.1183105

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

引用

页码：15 / 16

页数：2

共 50 条

[1] Design of Deep Sub-Micron CMOS Circuits and Design Methodologies for High Performance Microprocessor
Puri, Ruchir
Nagarajan, Charudhattan
Saha, Sourav
Rangarajan, Sridhar
Rao, Rahul
Gupta, Puneet
[J]. 2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : XLVI - XLVIII
[2] IDDT test methodologies for very deep sub-micron CMOS circuits
Chehab, A
Makki, R
Spica, M
Wu, D
[J]. FIRST IEEE INTERNATION WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2002, : 403 - 407
[3] Robust design of deep sub-micron CMOS wireless SoC
Hamada, Mototsugu
Itoh, Nobuyuki
[J]. 2008 IEEE RADIO AND WIRELESS SYMPOSIUM, VOLS 1 AND 2, 2008, : 61 - 64
[4] An algorithmic approach for Leakage Current Reduction in Deep Sub-micron CMOS Circuits
Done, Manikya Vara Prasad
Panwar, Uday
Khare, Kavita
[J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRONICS, COMPUTERS AND COMMUNICATIONS (ICAECC), 2014,
[5] Op amp tuning for high accuracy deep sub-micron CMOS analog circuits
[J]. Falconi, C. (falconi@eln.uniroma2.it), Circuits and Systems Society, IEEE CASS; Science Council of Japan; The Inst. of Electronics, Inf. and Communication Engineers, IEICE; The Institute of Electrical and Electronics Engineers, Inc., IEEE (Institute of Electrical and Electronics Engineers Inc.):
[6] Op amp tuning for high accuracy deep sub-micron CMOS analog circuits
Falconi, C
Guarino, G
D'Amico, A
[J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 228 - 231
[7] Analysis of iDDT for defect detection and classification in very deep sub-micron CMOS circuits
Chehab, AM
Makki, RZ
Spica, M
Wu, D
[J]. 6TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XVII, PROCEEDINGS: INDUSTRIAL SYSTEMS AND ENGINEERING III, 2002, : 539 - 544
[8] Analysis of ground bounce in deep sub-micron circuits
Chang, YS
Gupta, SK
Breuer, MA
[J]. 15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 110 - 116
[9] Noise estimation for deep sub-micron integrated circuits
陈彬
杨华中
汪惠
[J]. Science China(Information Sciences), 2001, (05) : 396 - 400
[10] Analytic modeling of interconnects for deep sub-micron circuits
Pamunuwa, D
Elassaad, S
Tenhunen, H
[J]. ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 835 - 842

← 1 2 3 4 5 →