Design of Deep Sub-Micron CMOS Circuits and Design Methodologies for High Performance Microprocessor

被引：0
|
作者：
Puri, Ruchir [1 ]
Nagarajan, Charudhattan [1 ]
Saha, Sourav [1 ]
Rangarajan, Sridhar [1 ]
Rao, Rahul [1 ]
Gupta, Puneet [2 ]
机构：
[1] IBM Corp, Yorktown Hts, NY 10598 USA
[2] Univ Calif Los Angeles, Los Angeles, CA 90024 USA
来源：
2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID) | 2013年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：XLVI / XLVIII
页数：3
相关论文
共 50 条
  • [1] Design of deep sub-micron CMOS circuits
    Joshi, R
    Roy, K
    [J]. 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 15 - 16
  • [2] IDDT test methodologies for very deep sub-micron CMOS circuits
    Chehab, A
    Makki, R
    Spica, M
    Wu, D
    [J]. FIRST IEEE INTERNATION WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2002, : 403 - 407
  • [3] Robust design of deep sub-micron CMOS wireless SoC
    Hamada, Mototsugu
    Itoh, Nobuyuki
    [J]. 2008 IEEE RADIO AND WIRELESS SYMPOSIUM, VOLS 1 AND 2, 2008, : 61 - 64
  • [4] Op amp tuning for high accuracy deep sub-micron CMOS analog circuits
    [J]. Falconi, C. (falconi@eln.uniroma2.it), Circuits and Systems Society, IEEE CASS; Science Council of Japan; The Inst. of Electronics, Inf. and Communication Engineers, IEICE; The Institute of Electrical and Electronics Engineers, Inc., IEEE (Institute of Electrical and Electronics Engineers Inc.):
  • [5] Op amp tuning for high accuracy deep sub-micron CMOS analog circuits
    Falconi, C
    Guarino, G
    D'Amico, A
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 228 - 231
  • [6] Deep sub-micron CMOS device design for low power analog applications
    Deshpande, HV
    Cheng, B
    Woo, JCS
    [J]. 2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 87 - 88
  • [7] Design and technology of fine-grained sleep transistor circuits in ultra-deep sub-micron CMOS technologies
    Henzler, S
    Nirschl, T
    Berthold, J
    Georgakos, G
    Schmitt-Landsiedel, D
    [J]. 2005 International Conference on Integrated Circuit Design and Technology, 2005, : 223 - 228
  • [8] Design Techniques of P-Type CMOS Circuits for Gate-Leakage Reduction in Deep Sub-micron ICs
    Zhang, Weiqiang
    Li, Linfeng
    Hu, Jianping
    [J]. 2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 551 - 554
  • [9] Parasitic-aware physical design optimization of deep sub-micron analog circuits
    Chan, Henry
    Zilic, Zeljko
    [J]. 2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 832 - 835
  • [10] Area optimization in deep sub-micron VLSI design
    Wang, DH
    Yu, Q
    Liu, Y
    [J]. 2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 800 - 803
12345