Analytic modeling of interconnects for deep sub-micron circuits

被引：0

作者：

Pamunuwa, D ^{[1
]}

Elassaad, S ^{[1
]}

Tenhunen, H ^{[1
]}

机构：

[1] Royal Inst Technol, Lab Elect & Comp Syst, Dept Microelect & Informat Technol, S-16440 Kista, Sweden

来源：

ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS | 2003年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Closed form equations for second order transfer functions of general arbitrarily-coupled RC trees with multiple drivers are reported. The models allow precise delay and noise calculations for systems of coupled interconnects with guaranteed stability, and represent the minimum complexity associated with this class of circuits. The simplicity, accuracy and generality of the models make them suitable for use in early delay and noise planning of global signals in complex systems.

引用

页码：835 / 842

页数：8

共 50 条

[1] Design of deep sub-micron CMOS circuits
Joshi, R
Roy, K
[J]. 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 15 - 16
[2] Considerations for electroplated copper for sub-micron interconnects in advanced integrated circuits
Lucent Technologies, Murray Hill, United States
[J]. Proc AESF Annu Tech Conf, (01):
[3] Trends of on-chip interconnects in deep sub-micron VLSI
Antono, DD
Inagaki, K
Kawaguchi, H
Sakurai, T
[J]. IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (03): : 392 - 394
[4] Analysis of ground bounce in deep sub-micron circuits
Chang, YS
Gupta, SK
Breuer, MA
[J]. 15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 110 - 116
[5] Noise estimation for deep sub-micron integrated circuits
陈彬
杨华中
汪惠
[J]. Science China(Information Sciences), 2001, (05) : 396 - 400
[6] Thermal Issues in Deep Sub-Micron FDSOI Circuits
Baltaci, Can
Leblebici, Yusuf
[J]. 2016 12TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2016,
[7] Noise estimation for deep sub-micron integrated circuits
Bin Chen
Huazhong Yang
Hui Wang
[J]. Science in China Series : Information Sciences, 2001, 44 (5): : 396 - 400
[8] On mismatch in the deep sub-micron era - from physics to circuits
Topaloglu, RO
Orailoglu, A
[J]. ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 62 - 67
[9] Parametric yield estimation for deep sub-micron VLSI circuits
Jess, J
[J]. 15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2002, : 387 - 388
[10] Integration of CMP into deep sub-micron multilevel metallization circuits
Pramanik, D
Weling, M
[J]. CHEMICAL MECHANICAL PLANARIZATION I: PROCEEDINGS OF THE FIRST INTERNATIONAL SYMPOSIUM ON CHEMICAL MECHANICAL PLANARIZATION, 1997, 96 (22): : 47 - 58

← 1 2 3 4 5 →