Analytic modeling of interconnects for deep sub-micron circuits

被引：0
|
作者：
Pamunuwa, D [1 ]
Elassaad, S [1 ]
Tenhunen, H [1 ]
机构：
[1] Royal Inst Technol, Lab Elect & Comp Syst, Dept Microelect & Informat Technol, S-16440 Kista, Sweden
来源：
ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS | 2003年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Closed form equations for second order transfer functions of general arbitrarily-coupled RC trees with multiple drivers are reported. The models allow precise delay and noise calculations for systems of coupled interconnects with guaranteed stability, and represent the minimum complexity associated with this class of circuits. The simplicity, accuracy and generality of the models make them suitable for use in early delay and noise planning of global signals in complex systems.
引用
收藏
页码：835 / 842
页数：8
相关论文
共 50 条
  • [21] Direct measurement of residual stress in sub-micron interconnects
    Horsfall, AB
    dos Santos, JMM
    Soare, SM
    Wright, NG
    O'Neill, AG
    Bull, SJ
    Walton, AJ
    Gundlach, AM
    Stevenson, JTM
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2003, 18 (11) : 992 - 996
  • [22] SUB-MICRON VLSI MEMORY-CIRCUITS
    MANO, T
    YAMADA, J
    INOUE, J
    NAKAJIMA, S
    [J]. ISSCC DIGEST OF TECHNICAL PAPERS, 1983, 26 : 234 - &
  • [23] Embedded tutorial revisiting VLSI interconnects in deep sub-micron: Some open questions
    Dasgupta, P
    [J]. 18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 615 - 620
  • [24] Coding for Jointly Optimizing Energy and Peak Current in Deep Sub-Micron VLSI Interconnects
    Kim, Eric P.
    Kim, Hun-Seok
    Goel, Manish
    [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012,
  • [25] Deep sub-micron stud-via technology for superconductor VLSI circuits
    Tolpygo, Sergey K.
    Bolkhovsky, V.
    Weir, T.
    Johnson, L. M.
    Oliver, W. D.
    Gouker, M. A.
    [J]. 11TH EUROPEAN CONFERENCE ON APPLIED SUPERCONDUCTIVITY (EUCAS2013), PTS 1-4, 2014, 507
  • [26] Time-domain approach for analog circuits in deep sub-micron LSI
    Asada, Kunihiro
    Nakura, Toru
    Iizuka, Tetsuya
    Ikeda, Makoto
    [J]. IEICE ELECTRONICS EXPRESS, 2018, 15 (06):
  • [27] Jitter in deep sub-micron interconnect
    Jang, JW
    Xu, S
    Burleson, W
    [J]. IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW FRONTIERS IN VLSI DESIGN, 2005, : 84 - 89
  • [28] Emulation-based analysis of soft errors in deep sub-micron circuits
    Reorda, MS
    Violante, M
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 616 - 626
  • [29] An algorithmic approach for Leakage Current Reduction in Deep Sub-micron CMOS Circuits
    Done, Manikya Vara Prasad
    Panwar, Uday
    Khare, Kavita
    [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRONICS, COMPUTERS AND COMMUNICATIONS (ICAECC), 2014,
  • [30] Deep sub-micron stud-via technology of superconductor VLSI circuits
    Tolpygo, Sergey K.
    Bolkhovsky, V.
    Weir, T.
    Johnson, L. M.
    Oliver, W. D.
    Gouker, M. A.
    [J]. SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 2014, 27 (02):
12345