共 50 条
- [1] Ground bounce calculation due to simultaneous switching in deep sub-micron integrated circuits [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5617 - 5620
- [2] Design of deep sub-micron CMOS circuits [J]. 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 15 - 16
- [4] Analytic modeling of interconnects for deep sub-micron circuits [J]. ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 835 - 842
- [5] Thermal Issues in Deep Sub-Micron FDSOI Circuits [J]. 2016 12TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2016,
- [6] Noise estimation for deep sub-micron integrated circuits [J]. Science in China Series : Information Sciences, 2001, 44 (5): : 396 - 400
- [7] Performance Analysis of Parallel Adders in Sub-Micron and Deep Sub-Micron Technologies [J]. 2016 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING AND COMMUNICATIONS (MICROCOM), 2016,
- [8] Emulation-based analysis of soft errors in deep sub-micron circuits [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 616 - 626
- [9] On mismatch in the deep sub-micron era - from physics to circuits [J]. ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 62 - 67
- [10] Parametric yield estimation for deep sub-micron VLSI circuits [J]. 15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2002, : 387 - 388