Analysis of ground bounce in deep sub-micron circuits

被引:49
|
作者
Chang, YS
Gupta, SK
Breuer, MA
机构
关键词
D O I
10.1109/VTEST.1997.599458
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Ground bounce occurs in integrated circuits and can cause signal distortion and increase gate delay. This can result in improper circuit operation. In the past, the switching of input/output buffers was the primary cause of the ground bounce. In designs employing deep sub-micron technology, high operating frequency, and short rise/fall times, ground bounce due to switching in internal circuitry becomes a potential problem. In this paper experiments based on realistic assumptions are performed to explore the properties of ground bounce. Experiments indicate that (1) ground bounce is generated in gates, irrespective of whether outputs switch from 0 to 1 or from 1 to 0, (2) ground bounce is reduced when the load capacitance increases, and (3) ground bounce decreases when the number of gates that switch is held constant while the number of gates that don't switch increases. These conclusions are different from what has been found when input/output buffers switch and lead to new design, verification and test issues.
引用
收藏
页码:110 / 116
页数:7
相关论文
共 50 条
  • [1] Ground bounce calculation due to simultaneous switching in deep sub-micron integrated circuits
    Hekmat, M
    Mirabbasi, S
    Hashemi, M
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5617 - 5620
  • [2] Design of deep sub-micron CMOS circuits
    Joshi, R
    Roy, K
    [J]. 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 15 - 16
  • [3] Noise estimation for deep sub-micron integrated circuits
    陈彬
    杨华中
    汪惠
    [J]. Science China(Information Sciences), 2001, (05) : 396 - 400
  • [4] Analytic modeling of interconnects for deep sub-micron circuits
    Pamunuwa, D
    Elassaad, S
    Tenhunen, H
    [J]. ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 835 - 842
  • [5] Thermal Issues in Deep Sub-Micron FDSOI Circuits
    Baltaci, Can
    Leblebici, Yusuf
    [J]. 2016 12TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2016,
  • [6] Noise estimation for deep sub-micron integrated circuits
    Bin Chen
    Huazhong Yang
    Hui Wang
    [J]. Science in China Series : Information Sciences, 2001, 44 (5): : 396 - 400
  • [7] Performance Analysis of Parallel Adders in Sub-Micron and Deep Sub-Micron Technologies
    Krishna, R. S. S. M. R.
    Mal, Ashis Kumar
    [J]. 2016 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING AND COMMUNICATIONS (MICROCOM), 2016,
  • [8] Emulation-based analysis of soft errors in deep sub-micron circuits
    Reorda, MS
    Violante, M
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 616 - 626
  • [9] On mismatch in the deep sub-micron era - from physics to circuits
    Topaloglu, RO
    Orailoglu, A
    [J]. ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 62 - 67
  • [10] Parametric yield estimation for deep sub-micron VLSI circuits
    Jess, J
    [J]. 15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2002, : 387 - 388