DESIGN OF A SEQUENTIAL TEST FOR A MULTIPLE FAULT IN ASYNCHRONOUS CIRCUITS

被引：0

作者：

PLITMAN, AD

机构：

来源：

AUTOMATION AND REMOTE CONTROL | 1974年 / 35卷 / 07期

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：1123 / 1131

页数：9

共 50 条

[41] TEST PATTERN GENERATION FOR SEQUENTIAL MOS CIRCUITS BY SYMBOLIC FAULT SIMULATION
CHO, K
BRYANT, RE
[J]. 26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 418 - 423
[42] DESIGN OF ASYNCHRONOUS SEQUENTIAL-CIRCUITS USING INTERFACE PROTOCOL ASYNCHRONOUS CELL (IPAC) PAL DEVICE
AGHDASI, F
[J]. CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : 426 - 430
[43] On primitive fault test generation in non-scan sequential circuits
Tekumalla, RC
Menon, PR
[J]. 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 275 - 282
[44] Dynamic fault collapsing and diagnostic test pattern generation for sequential circuits
Boppana, V
Fuchs, WK
[J]. 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 147 - 154
[45] A fault simulation based test pattern generator for synchronous sequential circuits
Guo, RF
Pomeranz, I
Reddy, SM
[J]. 17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 260 - 267
[46] Test set and fault partitioning techniques for static test sequence compaction for sequential circuits
Hsiao, MS
Chakradhar, S
[J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2000, 16 (04): : 329 - 338
[47] Test Set and Fault Partitioning Techniques for Static Test Sequence Compaction for Sequential Circuits
Michael S. Hsiao
Srimat Chakradhar
[J]. Journal of Electronic Testing, 2000, 16 : 329 - 338
[48] On the use of multiple fault detection times in a method for built-in test pattern generation for synchronous sequential circuits
Pomeranz, I
Reddy, SM
[J]. IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2000, : 144 - 149
[49] HAZARD FREE DESIGN OF MIXED OPERATING MODE ASYNCHRONOUS SEQUENTIAL-CIRCUITS
CHIANG, JS
RADHAKRISHNAN, D
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1990, 68 (01) : 23 - 37
[50] A method of multiple fault diagnosis in sequential circuits by sensitizing sequence pairs
Yanagida, N
Takahashi, H
Takamatsu, Y
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1997, E80D (01) : 28 - 37

← 1 2 3 4 5 →