ANALYSIS OF CYCLIC COMBINATIONAL-CIRCUITS

被引:61
|
作者
MALIK, S
机构
[1] The Department of Electrical Engineering, Princeton University, Princeton NJ
基金
美国国家科学基金会;
关键词
Bus structures - Clumsy work arounds - Cyclic combinational circuits - Feedback - Logic analysis - Logic synthesis - Timing analysis;
D O I
10.1109/43.293952
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A logic circuit is said to be combinational if the function it computes depends only on the inputs applied to the circuit, and is sequential if it depends on some past history in addition to the current inputs. Circuits that have an underlying topology that is acyclic are combinational, since feedback is a necessary condition for them to be sequential. However, it is not a sufficient condition since there exist combinational logic circuits that are cyclic. These occur often in bus structures in data paths. Traditional formal techniques in logic synthesis, logic analysis, and timing analysis of combinational circuits have restricted themselves to acyclic combinational circuits, since they have been unable to handle the analysis of circuits with cycles. Thus, in practice, these circuits are handled using clumsy work-arounds, which is obviously undesirable. This paper presents a formal analysis of these circuits and presents techniques for the logical and timing analysis of such circuits. These techniques are practically feasible on reasonably large circuits encountered in practice.
引用
收藏
页码:950 / 956
页数:7
相关论文
共 50 条