共 50 条
- [1] SYNTHESIS OF EASILY TESTABLE COMBINATIONAL-CIRCUITS FOR CERTAIN CLASS OF STUCK-AT FAULTS [J]. AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1983, (01): : 36 - 40
- [2] SYNTHESIS OF EASILY TESTABLE COMBINATIONAL-CIRCUITS BY THE FACTORIZATION OF DEADLOCK DISJUNCTIVE NORMAL FORMS [J]. AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1980, (04): : 68 - 74
- [4] GRAPHICAL REPRESENTATION OF COMBINATIONAL-CIRCUITS [J]. AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1990, (06): : 59 - 65
- [6] RING TESTING OF COMBINATIONAL-CIRCUITS [J]. AUTOMATION AND REMOTE CONTROL, 1983, 44 (07) : 949 - 955
- [7] IDENTIFICATION OF UNDETECTABLE FAULTS IN COMBINATIONAL-CIRCUITS [J]. PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 290 - 293
- [9] ANALYSIS OF SIGNATURE TESTABILITY OF COMBINATIONAL-CIRCUITS [J]. AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1990, (05): : 85 - 89