共 50 条
- [2] ANALYSIS OF SIGNATURE TESTABILITY OF COMBINATIONAL-CIRCUITS [J]. AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1990, (05): : 85 - 89
- [5] GRAPHICAL REPRESENTATION OF COMBINATIONAL-CIRCUITS [J]. AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1990, (06): : 59 - 65
- [6] CONSTRUCTION OF TESTS FOR CHECKING TREE-TYPE COMBINATIONAL-CIRCUITS [J]. ENGINEERING CYBERNETICS, 1983, 21 (05): : 60 - 66
- [7] RING TESTING OF COMBINATIONAL-CIRCUITS [J]. AUTOMATION AND REMOTE CONTROL, 1983, 44 (07) : 949 - 955
- [8] IDENTIFICATION OF UNDETECTABLE FAULTS IN COMBINATIONAL-CIRCUITS [J]. PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 290 - 293