Comparative Analysis of Noise Behavior of Highly Doped Double Pocket Double-Gate and Single-Gate Negative Capacitance FET

被引:0
|
作者
Jagritee Malvika
Vivek Talukdar
Bijit Kumar
Kavicharan Choudhuri
机构
[1] National Institute of Technology Silchar,Department of Electronics and Communication Engineering
[2] Indian Institute of Technology Bombay,Department of Electrical Engineering
来源
关键词
Negative capacitance; HDDP-DG-NCFET; SG-NCFET; power spectral density; noise degradation; temperature;
D O I
暂无
中图分类号
学科分类号
摘要
This work employs comparative analysis to explore the noise behavior of a single-gate negative capacitance field-effect transistor (SG-NCFET) and highly doped double pocket double-gate negative capacitance FET (HDDP-DG-NCFET). This study examines the voltage noise power spectral density (Svg) and current noise power spectral density (Sid) under the effects of scaling and varying factors such as ferroelectric thickness (Tfe), dielectric material, oxide thickness (Tox), frequency and varying temperatures (200–400 K). The results show that the values of Sid and Svg are better for the HDDP-DG-NCFET than the SG-NCFET device. The study also reveals that generation recombination (G–R) noise of net power spectral densities predominates primarily at lower and medium frequencies, whereas diffusion noise predominates at higher frequencies. Similarly, it is observed that the flicker noise is notable at lower frequencies. In addition, this investigation emphasize on the examination of net Svg with regard to frequency for various ferroelectric thicknesses, which shows that the lowest Svg is achieved at 10 Hz for Tfe = 7 nm as compared to various ferroelectric thicknesses. Finally, the temperature study of the noise performance revealed that, the impact of increased noise is more pronounced at small gate voltages (Vg) and lower temperatures, with G–R noise as the predominating noise component.
引用
收藏
页码:6203 / 6215
页数:12
相关论文
共 50 条
  • [21] A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs
    Garcia Ruiz, Francisco J.
    Maria Tienda-Luna, Isabel
    Godoy, Andres
    Donetti, Luca
    Gamiz, Francisco
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (10) : 2477 - 2483
  • [22] Performance Analysis of Gate Electrode Work Function Variations in Double-gate Junctionless FET
    Sandeep Kumar
    Arun Kumar Chatterjee
    Rishikesh Pandey
    Silicon, 2021, 13 : 3447 - 3459
  • [23] Investigation of gate-induced drain leakage (GIDL) current in thin body devices: Single-gate ultra-thin body, symmetrical double-gate, and asymmetrical double-gate MOSFETs
    Choi, YK
    Ha, D
    King, TJ
    Bokor, J
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (4B): : 2073 - 2076
  • [25] Circuit Level Implementation of Negative Capacitance Source Pocket Double Gate Tunnel FET for Low Power Applications
    Babu, K. Murali Chandra
    Goel, Ekta
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2024, 13 (05)
  • [26] Gate Capacitance Coupling of Double-Gate Carbon Nanotube Network Transistors
    An, Yulim
    Lee, Hanbin
    Ko, Jeonghee
    Yang, Hyo-In
    Min, Gyeongsu
    Kim, Dong Myong
    Bae, Jong-Ho
    Kim, Dae Hwan
    Kang, Min-Ho
    Choi, Sung-Jin
    ACS APPLIED MATERIALS & INTERFACES, 2024, 16 (05) : 6221 - 6227
  • [27] Impact of Temperature and Indium Composition in the Channel on the Microwave Performance of Single-Gate and Double-Gate InAlAs/InGaAs HEMT
    Bhattacharya, Monika
    Jogi, Jyotika
    Gupta, R. S.
    Gupta, Mridula
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2013, 12 (06) : 965 - 970
  • [28] Quantum Confinement Point of View for Mobility and Stress Responses on (100) and (110) Single-Gate and Double-Gate nMOSFETs
    Wang, Anson C-C
    Chen, Edward
    Shen, Tzer-Min
    Wu, Jeff
    Diaz, Carlos H.
    2013 18TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2013), 2013, : 192 - 195
  • [29] Simulation-based study of negative capacitance double-gate junctionless transistors with ferroelectric gate dielectric
    Jiang, Chunsheng
    Liang, Renrong
    Wang, Jing
    Xu, Jun
    SOLID-STATE ELECTRONICS, 2016, 126 : 130 - 135
  • [30] Mobility enhancement in (110)-oriented ultra-thin-body single-gate and double-gate SOI MOSFETs
    Hiramoto, Toshiro
    Tsutsui, Gen
    Saitoh, Masurni
    Nagumo, Toshiharu
    Saraya, Takuya
    2006 INTERNATIONAL WORKSHOP ON NANO CMOS, PROCEEDINGS, 2006, : 44 - 55