Mobility enhancement in (110)-oriented ultra-thin-body single-gate and double-gate SOI MOSFETs

被引:0
|
作者
Hiramoto, Toshiro [1 ]
Tsutsui, Gen [1 ]
Saitoh, Masurni [1 ]
Nagumo, Toshiharu [1 ]
Saraya, Takuya [1 ]
机构
[1] Univ Tokyo, Inst Ind Sci, Meguro Ku, Tokyo 1538505, Japan
关键词
quantum confinement; phonon scattering; surface roughness scattering; volume inversion;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Mobility enhancement of both electron and hole is experimentally demonstrated in (110) ultra-thin-body SOI MOVER Single-gate operation and double-gate operation are also compared Hole mobility enhancement in the single-gate operation is achieved by the suppression of phonon scattering, while electron mobility enhancement in double-gate operation is achieved by volume inversion. Based on the experimental results, the best device structure for highest CMOS circuit performance in future has been discussed.
引用
收藏
页码:44 / 55
页数:12
相关论文
共 50 条
  • [1] Mobility enhancement in uniaxially strained (110) oriented ultra-thin body single- and double-gate MOSFETs with SOI thickness of less than 4 nm
    Shimizu, Ken
    Hiramoto, Toshiro
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 715 - +
  • [2] Investigation of gate-induced drain leakage (GIDL) current in thin body devices: Single-gate ultra-thin body, symmetrical double-gate, and asymmetrical double-gate MOSFETs
    Choi, YK
    Ha, D
    King, TJ
    Bokor, J
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (4B): : 2073 - 2076
  • [4] Geometric Magnetoresistance and Mobility Behavior in Single-Gate and Double-Gate SOI Devices
    Rodriguez, N.
    Doneth, L.
    Gamiz, F.
    Cristoloveanu, S.
    2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 2007, : 51 - +
  • [5] A Compact Model incorporating Quantum Effects for Ultra-Thin-Body Double-Gate MOSFETs
    Medury, AdityaSankar
    Majumdar, Kausik
    Bhat, Navakanta
    Bhat, K. N.
    INEC: 2010 3RD INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1 AND 2, 2010, : 1134 - 1135
  • [6] Accurate Calculation of Gate Tunneling Current in Double-Gate and Single-Gate SOI MOSFETs Through Gate Dielectric Stacks
    Chaves, Ferney A.
    Jimenez, David
    Garcia Ruiz, Francisco J.
    Godoy, Andres
    Sune, Jordi
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (10) : 2589 - 2596
  • [7] Ultimately thin double-gate SOI MOSFETs
    Ernst, T
    Cristoloveanu, S
    Ghibaudo, G
    Ouisse, T
    Horiguchi, S
    Ono, Y
    Takahashi, Y
    Murase, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (03) : 830 - 838
  • [8] Characterization of ultra-thin SOI films for double-gate MOSFETs
    Allibert, F
    Vinet, M
    Lolivier, J
    Deleonibus, S
    Cristoloveanu, S
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 187 - 188
  • [9] Development of an analytical mobility model for the simulation of ultra-thin single- and double-gate SOI MOSFETs
    Alessandrini, M
    Esseni, D
    Fiegna, C
    SOLID-STATE ELECTRONICS, 2004, 48 (04) : 589 - 595
  • [10] Experimental evidence of mobility enhancement in short-channel ultra-thin body double-gate MOSFETs
    Chaisantikulwat, W.
    Mouis, M.
    Ghibaudo, G.
    Cristoloveanu, S.
    Widiez, J.
    Vinet, M.
    Deleonibus, S.
    ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 367 - +