Comparative Analysis of Noise Behavior of Highly Doped Double Pocket Double-Gate and Single-Gate Negative Capacitance FET

被引:0
|
作者
Jagritee Malvika
Vivek Talukdar
Bijit Kumar
Kavicharan Choudhuri
机构
[1] National Institute of Technology Silchar,Department of Electronics and Communication Engineering
[2] Indian Institute of Technology Bombay,Department of Electrical Engineering
来源
关键词
Negative capacitance; HDDP-DG-NCFET; SG-NCFET; power spectral density; noise degradation; temperature;
D O I
暂无
中图分类号
学科分类号
摘要
This work employs comparative analysis to explore the noise behavior of a single-gate negative capacitance field-effect transistor (SG-NCFET) and highly doped double pocket double-gate negative capacitance FET (HDDP-DG-NCFET). This study examines the voltage noise power spectral density (Svg) and current noise power spectral density (Sid) under the effects of scaling and varying factors such as ferroelectric thickness (Tfe), dielectric material, oxide thickness (Tox), frequency and varying temperatures (200–400 K). The results show that the values of Sid and Svg are better for the HDDP-DG-NCFET than the SG-NCFET device. The study also reveals that generation recombination (G–R) noise of net power spectral densities predominates primarily at lower and medium frequencies, whereas diffusion noise predominates at higher frequencies. Similarly, it is observed that the flicker noise is notable at lower frequencies. In addition, this investigation emphasize on the examination of net Svg with regard to frequency for various ferroelectric thicknesses, which shows that the lowest Svg is achieved at 10 Hz for Tfe = 7 nm as compared to various ferroelectric thicknesses. Finally, the temperature study of the noise performance revealed that, the impact of increased noise is more pronounced at small gate voltages (Vg) and lower temperatures, with G–R noise as the predominating noise component.
引用
收藏
页码:6203 / 6215
页数:12
相关论文
共 50 条
  • [31] Comparative Analysis of the Effects of Trap Charges on Single- and Double-Gate Extended-Source Tunnel FET with δp+ SiGe Pocket Layer
    Talukdar, Jagritee
    Rawat, Gopal
    Singh, Kunal
    Mummaneni, Kavicharan
    JOURNAL OF ELECTRONIC MATERIALS, 2020, 49 (07) : 4333 - 4342
  • [32] Comparative Analysis of the Effects of Trap Charges on Single- and Double-Gate Extended-Source Tunnel FET with δp+ SiGe Pocket Layer
    Jagritee Talukdar
    Gopal Rawat
    Kunal Singh
    Kavicharan Mummaneni
    Journal of Electronic Materials, 2020, 49 : 4333 - 4342
  • [33] Current Enhanced Double-Gate TFET with Source Pocket and Asymmetric Gate Oxide
    Yu, Zhonghua
    Dong, Yunpeng
    Lin, Xinnan
    Zhang, Lining
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [34] Trade-off analysis between gm/ID and fT of GNR-FETs with single-gate and double-gate device structure
    Ahmad, Md Akram
    Kumar, Pankaj
    Mech, Bhubon Chandra
    Kumar, Jitendra
    SCIENTIFIC REPORTS, 2024, 14 (01):
  • [35] Gate-to-Drain Capacitance Dependent Model for Noise Performance Evaluation of InAlAs/InGaAs Double-gate HEMT
    Bhattacharya, Monika
    Jogi, Jyotika
    Gupta, R. S.
    Gupta, Mridula
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2013, 13 (04) : 331 - 341
  • [36] Comparative Subthreshold Analysis for Channel Thickness Variation on Sub-100 nm Double Gate with Single-Gate HEMT
    Rathi, Servin
    Gupta, Ritesh
    Gupta, Mridula
    Gupta, R. S.
    INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN MICROWAVE THEORY AND APPLICATIONS, PROCEEDINGS, 2008, : 322 - 324
  • [37] A Two Dimensional Analytical Model of Heterostructure Double Gate with Pocket Doped Tunnel FET
    Dharavath, Krishna
    Vinod, Adla
    SILICON, 2020, 12 (06) : 1391 - 1397
  • [38] A Two Dimensional Analytical Model of Heterostructure Double Gate with Pocket Doped Tunnel FET
    Krishna Dharavath
    Adla Vinod
    Silicon, 2020, 12 : 1391 - 1397
  • [39] Performance of Double Gate Tunnel FET Devices with Source Pocket
    Mishra, Varun
    Verma, Yogesh Kumar
    Verma, Prateek Kishor
    Singh, Ningthoujam Qoonand
    Gupta, Santosh Kumar
    ADVANCES IN VLSI, COMMUNICATION, AND SIGNAL PROCESSING, 2020, 587 : 387 - 395
  • [40] Analytical Model for Junctionless Double-Gate FET in Subthreshold Region
    Shin, Yong Hyeon
    Weon, Sungwoo
    Hong, Daesik
    Yun, Ilgu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (04) : 1433 - 1440