Methods to Increase Fault Tolerance of Combinational Integrated Microcircuits by Redundancy Coding

被引：1

作者：

Gavrilov S.V. ^{[1
]}

Gurov S.I. ^{[2
,3
]}

Zhukova T.D. ^{[1
]}

Rukhlov V.S. ^{[2
,3
]}

Ryzhova D.I. ^{[1
]}

Tel’pukhov D.V. ^{[2
,3
]}

机构：

[1] Institute for Design Problems in Microelectronics of Russian Academy of Sciences, Moscow

[2] Faculty of Computational Mathematics and Cybernetics, Moscow State University, Moscow

[3] Faculty of Computational Mathematics and Cybernetics, Moscow State University, Moscow

来源：

Computational Mathematics and Modeling | 2017年 / 28卷 / 3期

关键词：

coding of information; combinational circuits; fault tolerance;

D O I：

10.1007/s10598-017-9372-3

中图分类号：

学科分类号：

摘要：

Increasing the operating reliability of integrated microcircuits (IMC) remains, on the whole, an unsolved design problem. An important aspect of this problem is the stability of the circuits under transient faults (malfunctions) in large integrated circuits. Faults appear due to various disturbances: radiation, supply voltage jumps, signal degradation over time, etc. Investigations show that the probability of an error due to these factors may vary between very wide limits: from less than 0.1% for large circuits and up to 30% for very small circuits. In this article, we consider various methods of enhancing the fault tolerance of combinational circuits and also assess the effect of a single fault and a stuck-at fault on circuit operation for the case of combinational circuits from the ISCAS’85 set. © 2017, Springer Science+Business Media, LLC.

引用

页码：400 / 406

页数：6

共 50 条

[31] FAULT TOLERANCE IN LINEAR SYSTOLIC ARRAYS USING TIME REDUNDANCY
MAJUMDAR, A
RAGHAVENDRA, CS
BREUER, MA
IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (02) : 269 - 276
[32] FPGA Based Dual Redundancy CAN Controller with Fault Tolerance
Jacintha, V
Shakthimurugan, K. H.
Kripakaran, V.
Lokeshwaran, S.
2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2018, : 667 - 671
[33] Reconfiguration and fine-grained redundancy for fault tolerance in FPGAS
Campregher, Nicola
Cheung, Peter Y. K.
Constantides, George A.
Vasilko, Milan
2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 455 - 460
[34] Fault tolerance via component redundancy for a modularized sensitive skin
Um, D
Lumelsky, V
ICRA '99: IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION, VOLS 1-4, PROCEEDINGS, 1999, : 722 - 727
[35] Modeling and simulation of high redundancy actuator for fault-tolerance
Manohar, G. Arun
Vasu, V.
Srikanth, K.
MATERIALS TODAY-PROCEEDINGS, 2018, 5 (09) : 18867 - 18873
[36] Fault tolerance via n-modular software redundancy
Tsai, T
TWENTY-EIGHTH ANNUAL INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING, DIGEST PAPERS, 1998, : 201 - 206
[37] ANALYTIC METHODS FOR GENERATION OF FAULT DETECTING TESTS FOR COMBINATIONAL CIRCUITS
CHIPULIS, VP
AUTOMATION AND REMOTE CONTROL, 1974, 35 (08) : 1338 - 1341
[38] ON FAULT TOLERANCE INCREASE OF SWITCHED RELUCTANCE MACHINES
Szabo, Lorand
Ruba, Mircea
EUROCON 2009: INTERNATIONAL IEEE CONFERENCE DEVOTED TO THE 150 ANNIVERSARY OF ALEXANDER S. POPOV, VOLS 1- 4, PROCEEDINGS, 2009, : 734 - +
[39] A comparison of methods for redundancy reduction in. recurrence time coding
Yokoo, Hidetoshi
IEEE TRANSACTIONS ON INFORMATION THEORY, 2006, 52 (08) : 3793 - 3799
[40] Understanding Iterative Redundancy for Vulnerability-Driven Fault Tolerance Strategy
Wang, Hui
Wang, Yun
Zhou, Ling
Jiang, Kun
PERVASIVE COMPUTING AND THE NETWORKED WORLD, 2014, 8351 : 674 - 685

← 1 2 3 4 5 →