Methods to Increase Fault Tolerance of Combinational Integrated Microcircuits by Redundancy Coding

被引：1

作者：

Gavrilov S.V. ^{[1
]}

Gurov S.I. ^{[2
,3
]}

Zhukova T.D. ^{[1
]}

Rukhlov V.S. ^{[2
,3
]}

Ryzhova D.I. ^{[1
]}

Tel’pukhov D.V. ^{[2
,3
]}

机构：

[1] Institute for Design Problems in Microelectronics of Russian Academy of Sciences, Moscow

[2] Faculty of Computational Mathematics and Cybernetics, Moscow State University, Moscow

[3] Faculty of Computational Mathematics and Cybernetics, Moscow State University, Moscow

来源：

Computational Mathematics and Modeling | 2017年 / 28卷 / 3期

关键词：

coding of information; combinational circuits; fault tolerance;

D O I：

10.1007/s10598-017-9372-3

中图分类号：

学科分类号：

摘要：

Increasing the operating reliability of integrated microcircuits (IMC) remains, on the whole, an unsolved design problem. An important aspect of this problem is the stability of the circuits under transient faults (malfunctions) in large integrated circuits. Faults appear due to various disturbances: radiation, supply voltage jumps, signal degradation over time, etc. Investigations show that the probability of an error due to these factors may vary between very wide limits: from less than 0.1% for large circuits and up to 30% for very small circuits. In this article, we consider various methods of enhancing the fault tolerance of combinational circuits and also assess the effect of a single fault and a stuck-at fault on circuit operation for the case of combinational circuits from the ISCAS’85 set. © 2017, Springer Science+Business Media, LLC.

引用

页码：400 / 406

页数：6

共 50 条

[41] Dynamic redundancy BP algorithm applied in the fault tolerance of neural networks
Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2001, 23 (10):
[42] A dual process redundancy approach to transient fault tolerance for ccNUMA architecture
Zhang, Xingjun
Wang, Endong
Tang, Feilong
Yang, Meishun
Wei, Hengyi
Dong, Xiaoshe
NEUROCOMPUTING, 2013, 122 : 50 - 57
[43] SCHEMES OF DYNAMIC REDUNDANCY FOR FAULT TOLERANCE IN RANDOM-ACCESS MEMORIES
GROSSPIETSCH, KE
IEEE TRANSACTIONS ON RELIABILITY, 1988, 37 (03) : 331 - 339
[44] FPGA Fault Tolerance Based on Dynamic Self-Adaptive Redundancy
Li Z.
Wang Q.
Yang P.
Xu Z.
Liang J.
Gao G.
Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2022, 59 (07): : 1428 - 1438
[45] Heterogeneous redundancy for fault and defect tolerance with complexity independent area overhead
Kumar, VV
Lach, J
18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 571 - 578
[46] IMPLEMENTING FAULT-TOLERANCE VIA MODULAR-REDUNDANCY WITH COMPARISON
CHEN, YN
CHEN, TH
IEEE TRANSACTIONS ON RELIABILITY, 1990, 39 (02) : 217 - 225
[47] Fault tolerance of parallel manipulators using task space and kinematic redundancy
Yi, Yong
McInroy, John E.
Chen, Yixin
IEEE TRANSACTIONS ON ROBOTICS, 2006, 22 (05) : 1017 - 1021
[48] Fault Tolerance for Industrial Actuators in Absence of Accurate Models and Hardware Redundancy
Papageorgiou, Dimitrios
Blanke, Mogens
Niemann, Hans Henrik
Richter, Jan H.
2015 IEEE CONFERENCE ON CONTROL AND APPLICATIONS (CCA 2015), 2015, : 1887 - 1894
[49] METHODS OF CONSTRUCTING LOWER BOUNDS FOR REDUNDANCY OF UNIVERSAL CODING.
Shtar'kov, Yu.M.
Problems of information transmission, 1982, 82 (02): : 85 - 92
[50] FAULT-TOLERANCE OF ITERATIVE CELL ARRAY SWITCH FOR HYBRID REDUNDANCY
OGUS, RC
IEEE TRANSACTIONS ON COMPUTERS, 1974, C-23 (07) : 667 - 681

← 1 2 3 4 5 →