Low Voltage High-Speed CMOS Square-Law Composite Transistor Cell

被引：0
|
作者：
Changku Hwang
Akira Hyogo
Hong-sun Kim
Mohammed Ismail
Keitaro Sekine
机构：
[1] Hitachi America,Research & Development Division
[2] Ltd.,Department of Electrical Engineering, Faculty of Science and Technology
[3] Science University of Tokyo,Solid
[4] The Ohio State University,State Microelectronics Laboratory, Department of Electrical Engineering
来源：
Analog Integrated Circuits and Signal Processing | 2000年 / 25卷
关键词：
analog signal processing; CMOS; low voltage; composite transistor; multiplier;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
A new low voltage high-speed CMOS composite transistor is presented. It lowers supply voltage down to |Vt|+2 Vds,sat and considerably extends input voltage operating range and achieves high speed operation. As an application example, it is used in the design of a high-speed four quadrant analog multiplier. Simulations results using MOSIS 2 μm N-well process with a 3 V supply are given.
引用
收藏
页码：347 / 350
页数：3
相关论文
共 50 条
  • [31] STATIC ULTRA-LOW-VOLTAGE HIGH-SPEED CMOS LOGIC AND LATCHES
    Berg, Y.
    [J]. PROCEEDINGS OF THE 2010 18TH IEEE/IFIP INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP, 2010, : 115 - 118
  • [32] A VERSATILE CMOS LINEAR TRANSCONDUCTOR SQUARE-LAW FUNCTION CIRCUIT
    SEEVINCK, E
    WASSENAAR, RF
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (03) : 366 - 377
  • [33] HIGH-SPEED HIGH-RESOLUTION CMOS VOLTAGE COMPARATOR
    NG, WT
    SALAMA, CAT
    [J]. ELECTRONICS LETTERS, 1986, 22 (06) : 338 - 339
  • [34] Low-Voltage and High-Speed CMOS Circuit Design with Low-Power Mode
    Berg, Yngvar
    Mirmotahari, Omid
    [J]. 2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 57 - 60
  • [35] Low-Voltage and High-Speed FPGA I/O Cell Design in 90nm CMOS
    Zhang, Nan
    Wang, Xin
    Tang, He
    Wang, Albert
    Wang, Zhihua
    Chi, Baoyong
    [J]. 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 533 - +
  • [36] Vehicular speed response PLL using square-law circuits
    Kitabata, G
    Hamamura, M
    Tachikawa, S
    [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 2002, 85 (08): : 22 - 29
  • [37] Low-Voltage CMOS Switch for High-Speed Rail-To-Rail Sampling
    Sahar Sarafi
    Abu Khari Bin Aain
    Javad Abbaszadeh
    [J]. Circuits, Systems, and Signal Processing, 2016, 35 : 771 - 790
  • [38] Low-Voltage CMOS Switch for High-Speed Rail-To-Rail Sampling
    Sarafi, Sahar
    Bin Aain, Abu Khari
    Abbaszadeh, Javad
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2016, 35 (03) : 771 - 790
  • [39] A 14-transistor low power high-speed full adder cell
    Khatibzadeh, AA
    Raahemifar, K
    [J]. CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY, 2003, : 163 - 166
  • [40] LOW-POWER HIGH-SPEED TRANSISTOR PROTOTYPE
    不详
    [J]. TELECOMMUNICATION JOURNAL, 1989, 56 (05): : 296 - 297
12345