共 50 条
- [1] Ultra-low-voltage CMOS static frequency divider [J]. 2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 209 - 212
- [2] High-Speed Dynamic Dual-Rail Ultra Low Voltage Static CMOS Logic operating at 300 mV [J]. 2016 11TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2016,
- [3] Design of ultra high-speed CMOS CML buffers and latches [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 208 - 211
- [4] High-Speed, Modified, Bulk stimulated, Ultra-Low-Voltage, Domino Inverter [J]. 2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2015, : 86 - 90
- [6] NOVEL ULTRA LOW-VOLTAGE AND HIGH SPEED DOMINO CMOS LOGIC [J]. PROCEEDINGS OF THE 2010 18TH IEEE/IFIP INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP, 2010, : 225 - 228
- [10] High-Speed and Ultra-Low-Voltage Divide-by-4/5 Counter for Frequency Synthesizer [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (06): : 890 - 893