STATIC ULTRA-LOW-VOLTAGE HIGH-SPEED CMOS LOGIC AND LATCHES

被引:0
|
作者
Berg, Y. [1 ]
机构
[1] Univ Oslo, Dept Informat, N-0316 Oslo, Norway
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we present timing details for static ultra-low-voltage (ULV) CMOS inverters and latches. The logic presented resemble domino CMOS logic and is more than 10 times as fast as complementary CMOS for very low supply voltages. Static ULV inverters and latches are presented and preliminary simulated data are provided for a 90nm TSMC CMOS process.
引用
收藏
页码:115 / 118
页数:4
相关论文
共 50 条
  • [1] Ultra-low-voltage CMOS static frequency divider
    Chien, Jun-Chau
    Lu, Liang-Hung
    [J]. 2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 209 - 212
  • [2] High-Speed Dynamic Dual-Rail Ultra Low Voltage Static CMOS Logic operating at 300 mV
    Mirmotahari, Omid
    Dadashi, Ali
    Azadmehr, Mehdi
    Berg, Yngvar
    [J]. 2016 11TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2016,
  • [3] Design of ultra high-speed CMOS CML buffers and latches
    Heydari, P
    Mohavavelu, R
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 208 - 211
  • [4] High-Speed, Modified, Bulk stimulated, Ultra-Low-Voltage, Domino Inverter
    Dadashi, Ali
    Berg, Yngvar
    Mirmotahari, Omid
    [J]. 2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2015, : 86 - 90
  • [5] Ultra-Low-Voltage CMOS Crystal Oscillators
    Siniscalchi, Mariana
    Silveira, Fernando
    Galup-Montoro, Carlos
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (06) : 1846 - 1856
  • [6] NOVEL ULTRA LOW-VOLTAGE AND HIGH SPEED DOMINO CMOS LOGIC
    Berg, Y.
    [J]. PROCEEDINGS OF THE 2010 18TH IEEE/IFIP INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP, 2010, : 225 - 228
  • [7] Ultra-low-voltage CMOS ring oscillators
    Ferreira, J. V. T.
    Galup-Montoro, C.
    [J]. ELECTRONICS LETTERS, 2019, 55 (09) : 523 - 524
  • [8] Ultra-low-voltage bootstrapped CMOS driver for high performance applications
    Yeo, KS
    Ma, JG
    Do, MA
    [J]. ELECTRONICS LETTERS, 2000, 36 (08) : 706 - 708
  • [9] Design of Low-Voltage High-Speed CML D-Latches in Nanometer CMOS Technologies
    Scotti, Giuseppe
    Bellizia, Davide
    Trifiletti, Alessandro
    Palumbo, Gaetano
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (12) : 3509 - 3520
  • [10] High-Speed and Ultra-Low-Voltage Divide-by-4/5 Counter for Frequency Synthesizer
    Lo, Yu-Lung
    Yang, Wei-Bin
    Chao, Ting-Sheng
    Cheng, Kuo-Hsing
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (06): : 890 - 893