A Precise Implementation of Random Access Time Measurement for Embedded SRAM

With the development of semiconductor process technology and circuit design capabilities, operating frequency of random access memory has been improved dramatically. Accurate measurement of embedded memory random access time is becoming a challenge, especially for low-density embedded memory. Traditional timing measurement which connects the external ports directly to the internal ports of memory is not feasible for its low efficiency and very low precision. A new method which applied the built-in test circuit to memory access timing measurement is presented in this paper. With high-speed static random access memory testing chip fabricated with 28 nm logic process, the proposed access timing measurement circuit has been verified and proved to be accurate. © 2019, The Institution of Engineers (India).