AN EFFECTIVE TEST ALGORITHM AND DIAGNOSTIC IMPLEMENTATION FOR EMBEDDED STATIC RANDOM ACCESS MEMORIES

被引:1
|
作者
Chen Ze-Wang [1 ]
Su Jian-Hua [1 ]
Wang You-Ren [1 ]
机构
[1] Nanjing Univ Aeronaut & Astronaut, Coll Automat Engn, Nanjing 210016, Peoples R China
基金
美国国家科学基金会;
关键词
Embedded SRAM; BIST; fault dictionary; fault signature; diagnostic ratio; DYNAMIC FAULTS; MARCH TESTS;
D O I
10.1142/S0218126611007931
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An effective test algorithm and built-in self-test (BIST) with diagnostic support for embedded static random access memories (SRAM) is proposed. This work focuses on implementing the algorithm using the BIST with diagnostic support for a 64 X 8 bit embedded SRAM. The algorithm can locate and identify all the target faults in SRAM. The BIST with diagnostic support is realized by programming using very high speed integrated circuit hardware description language codes and proved very valuable for diagnosing the target faults. When analyzing experimental results, the fault dictionary is constructed from the simulated responses under the given test algorithm and fault models. The fault dictionary shows that the algorithm has a completely diagnostic ratio.
引用
收藏
页码:1389 / 1402
页数:14
相关论文
共 50 条
  • [1] Low Power March Memory Test Algorithm for Static Random Access Memories
    Kumar, G. Rajesh
    Babulu, K.
    [J]. INTERNATIONAL JOURNAL OF ENGINEERING, 2018, 31 (02): : 292 - 298
  • [2] Minimal march test algorithm for detection of linked static faults in random access memories
    Harutunyan, G.
    Vardanian, V. A.
    Zorian, Y.
    [J]. 24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, : 120 - +
  • [3] Fault simulation and test algorithm generation for random access memories
    Wu, CF
    Huang, CT
    Cheng, KL
    Wu, CW
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (04) : 480 - 490
  • [4] A REALISTIC FAULT MODEL AND TEST ALGORITHMS FOR STATIC RANDOM-ACCESS MEMORIES
    DEKKER, R
    BEENKER, F
    THIJSSEN, L
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (06) : 567 - 572
  • [5] A March-based fault location algorithm for Static random access memories
    Vardanian, VA
    Zorian, Y
    [J]. PROCEEDING OF THE 2002 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, 2002, : 62 - 67
  • [6] A March-based fault location algorithm for Static Random Access Memories
    Vardanian, VA
    Zorian, Y
    [J]. PROCEEDINGS OF THE EIGHTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, 2002, : 256 - 261
  • [7] March test algorithm for unlinked static reduced three-cell coupling faults in random-access memories
    Cascaval, P.
    Cascaval, D.
    [J]. MICROELECTRONICS JOURNAL, 2019, 93
  • [8] A parallel test algorithm for pattern sensitive faults in semiconductor random access memories
    Lee, JC
    Kang, YS
    Kang, SH
    [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2721 - 2724
  • [9] SOURCE LIST - STATIC RANDOM-ACCESS MEMORIES
    不详
    [J]. ELECTRONIC PRODUCTS MAGAZINE, 1988, 30 (16): : 40 - 41
  • [10] Si/SiGe Tunnelling Static Random Access Memories
    Ternent, G.
    Paul, D. J.
    [J]. SIGE, GE, AND RELATED COMPOUNDS 5: MATERIALS, PROCESSING, AND DEVICES, 2012, 50 (09): : 987 - 990