GEORG: VLSI circuit partitioner with a new genetic algorithm framework

被引:0
|
作者
Byung-Ro Moon
Yun-Sik Lee
Chun-Kyung Kim
机构
[1] Seoul National University,Department of Computer Science
[2] AST Gr.,Design Technology Research Laboratory
[3] LG Semicon Co.,undefined
[4] Ltd,undefined
来源
关键词
Circuit partitioning; genetic algorithm; geographic crossover; two-dimensional crossover;
D O I
暂无
中图分类号
学科分类号
摘要
This paper suggests a new framework of multidimensional genetic algorithm and applies it to the real-world problem of very large scale integration (VLSI) partitioning. The framework consists of a new multidimensional genetic operator, called geographic crossover, and a new genetic encoding scheme. Geographic crossover enables more powerful creation of new solutions by allowing a diverse mixture of parent solutions. Its theoretical validity is proved based on a new view of crossover. The new genetic encoding scheme helps space search by effectively utilizing geographical linkages of genes. The new framework can be incorporated into most existing genetic algorithm (GA) implementations just by replacing the crossover module and leaving the other modules intact. For a test suite of 11 ACM/SIGDA VLSI circuit␣partitioning benchmark circuits, the GA under this framework significantly outperformed recently published state-of-the-art methods as well as a previous GA on linear string.
引用
收藏
页码:401 / 412
页数:11
相关论文
共 50 条
  • [21] A genetic algorithm for channel routing in VLSI design
    Zheng, JS
    Ali, HH
    COMPUTERS AND THEIR APPLICATIONS, 2000, : 181 - 185
  • [22] A VLSI Implementation of an Adaptive Genetic Algorithm Processor
    Jayashree, M.
    Ranjith, C.
    Rani, S. P. Joy Vasantha
    2017 FOURTH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATION AND NETWORKING (ICSCN), 2017,
  • [23] An external memory circuit validation algorithm for large VLSI layouts
    Kumar, Yokesh
    Gupta, Prosenjit
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 510 - +
  • [24] A connectivity based clustering algorithm with application to VLSI circuit partitioning
    Li, Jianhua
    Behjat, Laleh
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (05) : 384 - 388
  • [25] A genetic local search hybrid architecture for VLSI circuit partitioning
    Coe, S
    Areibi, S
    Moussa, M
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 253 - 256
  • [26] A new VLSI implementation of the AES algorithm
    Deng, L
    Chen, HY
    2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 1500 - 1504
  • [27] VLSI placement design based on genetic algorithm and simulated annealing algorithm
    School of Science, Hefei University of Technology, Hefei 230009, China
    Jisuanji Gongcheng, 2006, 24 (260-262):
  • [28] Parallel genetic algorithm for VLSI building block layout
    Xu, Ning
    Huang, Feng
    Jiang, Zhonghua
    2006 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-4, 2006, : 675 - 678
  • [29] Hybrid genetic algorithm for VLSI macro cell layout
    Sathiamoorthy, S
    Andaljayalakshmi, G
    SOFT COMPUTING AND INDUSTRY: RECENT APPLICATIONS, 2002, : 791 - 798
  • [30] Adaptive genetic algorithm for VLSI test vector selection
    Ibrahim, Walid
    Amer, Hoda
    PROCEEDINGS OF THE 15TH IASTED INTERNATIONAL CONFERENCE ON APPLIED SIMULATION AND MODELLING, 2006, : 478 - +