共 50 条
- [21] A genetic algorithm for channel routing in VLSI design COMPUTERS AND THEIR APPLICATIONS, 2000, : 181 - 185
- [22] A VLSI Implementation of an Adaptive Genetic Algorithm Processor 2017 FOURTH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATION AND NETWORKING (ICSCN), 2017,
- [23] An external memory circuit validation algorithm for large VLSI layouts IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 510 - +
- [25] A genetic local search hybrid architecture for VLSI circuit partitioning 16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 253 - 256
- [26] A new VLSI implementation of the AES algorithm 2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 1500 - 1504
- [27] VLSI placement design based on genetic algorithm and simulated annealing algorithm Jisuanji Gongcheng, 2006, 24 (260-262):
- [28] Parallel genetic algorithm for VLSI building block layout 2006 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-4, 2006, : 675 - 678
- [29] Hybrid genetic algorithm for VLSI macro cell layout SOFT COMPUTING AND INDUSTRY: RECENT APPLICATIONS, 2002, : 791 - 798
- [30] Adaptive genetic algorithm for VLSI test vector selection PROCEEDINGS OF THE 15TH IASTED INTERNATIONAL CONFERENCE ON APPLIED SIMULATION AND MODELLING, 2006, : 478 - +