共 50 条
- [21] A Vlsi Architecture for Separable 2-D Discrete Wavelet Transform [J]. Journal of VLSI signal processing systems for signal, image and video technology, 1998, 18 : 125 - 140
- [22] An efficient architecture for the 2-D biorthogonal discrete wavelet transform [J]. 2001 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL III, PROCEEDINGS, 2001, : 314 - 317
- [23] A VLSI architecture for separable 2-D Discrete Wavelet Transform [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 18 (02): : 125 - 140
- [24] A programmable VLSI architecture for 2-D discrete wavelet transform [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 619 - 622
- [26] Memory-efficient and high-speed line-based architecture for 2-D discrete wavelet transform with lifting scheme [J]. PROCEEDINGS OF THE 7TH WSEAS INTERNATIONAL CONFERENCE ON MULTIMEDIA SYSTEMS & SIGNAL PROCESSING, 2007, : 13 - +
- [28] An ASIC implementation of lifting-based 2-D Discrete Wavelet Transform [J]. 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 271 - +
- [29] An efficient parallel implementation of the 2-D pyramidal discrete wavelet transform [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON IMAGING SCIENCE, SYSTEMS AND TECHNOLOGY, VOLS I AND II, 2001, : 178 - 183
- [30] A Reconfigurable Architecture for 1-D and 2-D Discrete Wavelet Transform [J]. 2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2013, : 81 - 84