A Parallel Architecture for the 2-D Discrete Wavelet Transform with Integer Lifting Scheme

被引:0
|
作者
M. Ferretti
D. Rizzo
机构
[1] DIS,
[2] University of Pavia,undefined
关键词
wavelet transform; lifting scheme; VLSI; systolic arrays; parallel filters;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper we propose a dedicated architecture to implement a 2-D discrete wavelet transform computed by adopting the new lifting scheme framework. Through this new construction tool it is possible to obtain integer versions of the wavelet transform. This is a very interesting issue when the goal is lossless compression of images, whose pixels are represented through integers. In the classical approach to the discrete wavelet, the filter coefficients are real numbers and so are the resulting coefficients. When pursuing hardware implementations for real time and embedded applications, this causes the need to manage fixed point operations and unavoidable quantization. If the output can be produced with integer values instead, perfect reconstruction and lossless compression are possible. Typical applications include scenarios with limited bandwidth and big image sizes, such as medical imaging for tele-medicine or satellite image transmission, not suited to lossy compression, or high quality images in digital cameras.
引用
收藏
页码:165 / 185
页数:20
相关论文
共 50 条
  • [21] A Vlsi Architecture for Separable 2-D Discrete Wavelet Transform
    Jimmy C. Limqueco
    Magdy A. Bayoumi
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 1998, 18 : 125 - 140
  • [22] An efficient architecture for the 2-D biorthogonal discrete wavelet transform
    McCanny, P
    Masud, S
    McCanny, J
    [J]. 2001 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL III, PROCEEDINGS, 2001, : 314 - 317
  • [23] A VLSI architecture for separable 2-D Discrete Wavelet Transform
    Limqueco, JC
    Bayoumi, MA
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 18 (02): : 125 - 140
  • [24] A programmable VLSI architecture for 2-D discrete wavelet transform
    Chen, CY
    Yang, ZL
    Wang, TC
    Chen, LG
    [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 619 - 622
  • [25] A parallel 3-D discrete wavelet transform architecture using pipelined lifting scheme approach for video coding
    Hegde, Ganapathi
    Vaya, Pukhraj
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2013, 100 (10) : 1429 - 1440
  • [26] Memory-efficient and high-speed line-based architecture for 2-D discrete wavelet transform with lifting scheme
    Tze-Yun Sung
    [J]. PROCEEDINGS OF THE 7TH WSEAS INTERNATIONAL CONFERENCE ON MULTIMEDIA SYSTEMS & SIGNAL PROCESSING, 2007, : 13 - +
  • [27] A block-based architecture for lifting scheme discrete wavelet transform
    Yang, Chung-Hsien
    Wang, Jia-Ching
    Wang, Jhing-Fa
    Chang, Chi-Wei
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2007, E90A (05) : 1062 - 1071
  • [28] An ASIC implementation of lifting-based 2-D Discrete Wavelet Transform
    Liu, Leibo
    Meng, Hongying
    Zhang, Milin
    [J]. 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 271 - +
  • [29] An efficient parallel implementation of the 2-D pyramidal discrete wavelet transform
    Lam, EY
    Tam, PY
    Ouyang, XL
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON IMAGING SCIENCE, SYSTEMS AND TECHNOLOGY, VOLS I AND II, 2001, : 178 - 183
  • [30] A Reconfigurable Architecture for 1-D and 2-D Discrete Wavelet Transform
    Sun, Qing
    Jiang, Jiang
    Zhu, Yongxin
    Fu, Yuzhuo
    [J]. 2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2013, : 81 - 84