A Reconfigurable Architecture for 1-D and 2-D Discrete Wavelet Transform

被引：5

作者：

Sun, Qing ^{[1
]}

Jiang, Jiang ^{[1
]}

Zhu, Yongxin ^{[1
]}

Fu, Yuzhuo ^{[1
]}

机构：

[1] Shanghai Jiao Tong Univ, Sch Microelect, Shanghai 200030, Peoples R China

来源：

2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM) | 2013年

关键词：

DWT; reconfigurable; FPGA implementation; pipeline architecture; high flexibility; VLSI ARCHITECTURE;

D O I：

10.1109/FCCM.2013.23

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we propose a novel architecture for DWT that can be reconfigured to be adapted to different kinds of filter banks and different sizes of inputs. High flexibility and generality are achieved by using the MAC loop based filter(MLBF). Classic methods, such as polyphase structure and fragment-based sample consumption, are used to enhance the parallelism of the system. The architecture can be reconfigured to 3 modes to deal with 1-D or 2-D DWT with different bandwidth and throughput requirements.

引用

页码：81 / 84

页数：4

共 50 条

[1] Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform
Huang, CT
Tseng, PC
Chen, LG
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2005, 53 (04) : 1575 - 1586
[2] VLSI architecture for 1-D discrete wavelet/wavelet packet transform
Wu, Xiaodong
Li, Yongming
Chen, Hongyi
Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 1999, 20 (03): : 206 - 213
[3] A scalable architecture for 2-D discrete wavelet transform
Limqueco, JC
Bayoumi, MA
VLSI SIGNAL PROCESSING, IX, 1996, : 369 - 377
[4] A new architecture for the 2-D discrete wavelet transform
Truong, TK
Hung, KC
Huang, YJ
Tseng, YS
1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997, 1997, : 481 - 484
[5] An efficient architecture for 1-D discrete biorthogonal wavelet transform
Uzun, IS
Amira, A
Bouridane, A
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 697 - 700
[6] Bit-level systolic imlementation of 1-D and 2-D discrete wavelet transform
Nayak, SS
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (01): : 25 - 32
[7] A novel VLSI architecture for 2-d discrete wavelet transform
Liu Hong-jin
Shao Yang
He Xing
Zhang Tie-jun
Wang Dong-hui
Hou Chao-huan
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 40 - 43
[8] A Vlsi Architecture for Separable 2-D Discrete Wavelet Transform
Jimmy C. Limqueco
Magdy A. Bayoumi
Journal of VLSI signal processing systems for signal, image and video technology, 1998, 18 : 125 - 140
[9] An efficient architecture for the 2-D biorthogonal discrete wavelet transform
McCanny, P
Masud, S
McCanny, J
2001 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL III, PROCEEDINGS, 2001, : 314 - 317
[10] A VLSI architecture for separable 2-D Discrete Wavelet Transform
Limqueco, JC
Bayoumi, MA
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 18 (02): : 125 - 140

← 1 2 3 4 5 →