共 50 条
- [1] A scalable pipelined architecture for separable 2-D discrete wavelet transform [J]. PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 205 - 208
- [2] A new architecture for the 2-D discrete wavelet transform [J]. 1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997, 1997, : 481 - 484
- [3] A novel VLSI architecture for 2-d discrete wavelet transform [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 40 - 43
- [4] A Vlsi Architecture for Separable 2-D Discrete Wavelet Transform [J]. Journal of VLSI signal processing systems for signal, image and video technology, 1998, 18 : 125 - 140
- [5] An efficient architecture for the 2-D biorthogonal discrete wavelet transform [J]. 2001 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL III, PROCEEDINGS, 2001, : 314 - 317
- [6] A VLSI architecture for separable 2-D Discrete Wavelet Transform [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 18 (02): : 125 - 140
- [7] A programmable VLSI architecture for 2-D discrete wavelet transform [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 619 - 622
- [8] A Programmable Parallel VLSI Architecture for 2-D Discrete Wavelet Transform [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2001, 28 : 151 - 163
- [9] A Reconfigurable Architecture for 1-D and 2-D Discrete Wavelet Transform [J]. 2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2013, : 81 - 84
- [10] A VLSI architecture for a fast computation of the 2-D discrete wavelet transform [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3980 - 3983