A Parallel Architecture for the 2-D Discrete Wavelet Transform with Integer Lifting Scheme

被引:0
|
作者
M. Ferretti
D. Rizzo
机构
[1] DIS,
[2] University of Pavia,undefined
关键词
wavelet transform; lifting scheme; VLSI; systolic arrays; parallel filters;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper we propose a dedicated architecture to implement a 2-D discrete wavelet transform computed by adopting the new lifting scheme framework. Through this new construction tool it is possible to obtain integer versions of the wavelet transform. This is a very interesting issue when the goal is lossless compression of images, whose pixels are represented through integers. In the classical approach to the discrete wavelet, the filter coefficients are real numbers and so are the resulting coefficients. When pursuing hardware implementations for real time and embedded applications, this causes the need to manage fixed point operations and unavoidable quantization. If the output can be produced with integer values instead, perfect reconstruction and lossless compression are possible. Typical applications include scenarios with limited bandwidth and big image sizes, such as medical imaging for tele-medicine or satellite image transmission, not suited to lossy compression, or high quality images in digital cameras.
引用
收藏
页码:165 / 185
页数:20
相关论文
共 50 条
  • [41] Adaptive 2-D Wavelet Transform Based on the Lifting Scheme With Preserved Vanishing Moments
    Vrankic, Miroslav
    Sersic, Damir
    Sucic, Victor
    [J]. IEEE TRANSACTIONS ON IMAGE PROCESSING, 2010, 19 (08) : 1987 - 2004
  • [42] Memory Efficient Hardware Architecture for 5/3 Lifting-Based 2-D Forward Discrete Wavelet Transform
    Savic, Goran
    Prokin, Milan
    Rajovic, Vladimir M.
    Prokin, Dragana
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2021, 87
  • [43] A Lifting-based 2-D Discrete Wavelet Transform Architecture for Data Compression of Bio-potential Signals
    Ren, Yi
    Han, Jun
    Yu, Zhiyi
    Xuan, Sizhong
    Zeng, Xiaoyang
    [J]. PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [44] A High-Performance and Memory-Efficient VLSI Architecture with Parallel Scanning Method for 2-D Lifting-Based Discrete Wavelet Transform
    Lai, Yeong-Kang
    Chen, Lien-Fei
    Shih, Yui-Chih
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2009, 55 (02) : 400 - 407
  • [45] Memory-Efficient Architecture of 2-D Dual-Mode Discrete Wavelet Transform Using Lifting Scheme for Motion-JPEG2000
    Li, Wei-Ming
    Hsia, Chih-Hsien
    Chiang, Jen-Shiun
    [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 750 - 753
  • [46] Pipeline, memory-efficient and programmable architecture for 2D discrete wavelet transform using lifting scheme
    Fatemi, O
    Bolouki, S
    [J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (06): : 703 - 708
  • [47] Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform
    Huang, CT
    Tseng, PC
    Chen, LG
    [J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2005, 53 (04) : 1575 - 1586
  • [48] A parallel implementation of the 2-D discrete wavelet transform without interprocessor communications
    Marino, F
    Piuri, V
    Swartzlander, EE
    [J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1999, 47 (11) : 3179 - 3184
  • [49] An efficient line-based architecture for 2-D discrete wavelet transform
    Gao, ZR
    Xiong, CY
    [J]. 2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 1322 - 1325
  • [50] Efficient line-based architecture for 2-D discrete wavelet transform
    Xiong, Cheng-Yi
    Tian, Jin-Wen
    Liu, Jian
    [J]. OPTICAL ENGINEERING, 2006, 45 (03)