Modeling and performance analysis of Nanocavity Embedded Dopingless T-shaped Tunnel FET with high-K gate dielectric for biosensing applications

被引:0
|
作者
G. Lakshmi Priya
M. Venkatesh
Lucky Agarwal
T. S. Arun Samuel
机构
[1] Vellore Institute of Technology,School of Electronics Engineering (SENSE)
[2] CMR Institute of Technology,Department of ECE
[3] National Engineering College,Department of ECE
来源
Applied Physics A | 2022年 / 128卷
关键词
Nanocavity Embedded; Dopingless Tunnel FET; Biosensor; Biomolecule detection; Poisson’s equation;
D O I
暂无
中图分类号
学科分类号
摘要
The performance of TFET biosensors is considered to be remarkable as it is has shown strong immunity towards the non-ideal effects occurring in conventional CMOS-based sensors. Though the existing literature has enormous research towards developing biosensors for health care applications, this article endeavors to introduce an analytical model for Nanocavity Embedded Dopingless T-shaped Tunnel FET (NE-DL-TTFET) structure. Sentaurus TCAD simulation data were used to validate the mathematical model’s potential, electric field, and threshold voltage. Device parameters such as length, dielectric constant, and nanocavity thickness have been studied because it is necessary to accomplish a strong ON-state current. Most importantly, sensitivity analysis has been effectively carried out at various levels of biomolecule occupancy. NE-DL-TTFET biosensor outperforms the conventional biosensors for its T-shaped structure along with nanocavity regions embedded on four sides of dual gate metal region. The sensitivity is 107 for the detection of DNA (K = 8.7). This makes the dopingless TTFET sensor to rapidly emerge as a low-power and high-sensitive biosensor in the detection of various biomolecules.
引用
收藏
相关论文
共 50 条
  • [31] Performance Analysis of the Gate All Around Nanowire FET with Group III-V Compound Channel Materials and High-k Gate Oxides
    Shandilya, Shashank
    Madhu, Charu
    Kumar, Vijay
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2023, 24 (03) : 228 - 234
  • [32] Design, simulation and analog/RF performance evaluation of a hetero-stacked source dual metal T-shaped gate tunnel-FET in thermally variable environments
    Kumar, Mukesh
    Bhaskar, Gautam
    Chotalia, Aditya
    Rani, Chhavi
    Ghosh, Puja
    Nandi, Soumak
    Dubey, Shashank Kumar
    Koley, Kalyan
    Islam, Aminul
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2025, 31 (04): : 859 - 875
  • [33] Fully working 1.10μm2 embedded 6T-SRAM technology with high-k gate dielectric device for ultra low power applications
    Ryu, HJ
    Chung, WY
    Jang, YJ
    Lee, YJ
    Jung, HS
    Oh, CB
    Kang, HS
    Kim, YW
    2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 38 - 39
  • [34] The Impact of Fringing Field on the Device Performance of a p-Channel Tunnel Field-Effect Transistor With a High-k Gate Dielectric
    Mallik, Abhijit
    Chattopadhyay, Avik
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (02) : 277 - 282
  • [35] TCAD performance analysis of high-K dielectrics for gate all around InAs nanowire transistor considering scaling of gate dielectric thickness
    Gupta, Richa
    Vaid, Rakesh
    MICROELECTRONIC ENGINEERING, 2016, 160 : 22 - 26
  • [36] Structure analysis of epitaxial Gd2O3/Si(001) for high-k gate dielectric applications
    Watahiki, Tatsuro
    Jenichen, Bernd
    Shayduk, Roman
    Tinkham, Brad P.
    Braun, Wolfgang
    Riechert, Henning
    JOURNAL OF CRYSTAL GROWTH, 2009, 311 (07) : 2179 - 2182
  • [37] A 2-D Analytical Modeling of Dual Work Function Metal Gate MOSFET Using High-K Gate Dielectric with Enhanced RF/Analog Performance for Low Power Applications
    R. Kiran Kumar
    S. Shiyamala
    Silicon, 2020, 12 : 2065 - 2072
  • [38] A 2-D Analytical Modeling of Dual Work Function Metal Gate MOSFET Using High-K Gate Dielectric with Enhanced RF/Analog Performance for Low Power Applications
    Kumar, R. Kiran
    Shiyamala, S.
    SILICON, 2020, 12 (09) : 2065 - 2072
  • [39] Effect of High-K Gate Dielectric In-Conjunction with Channel Parameters on the Performance of FinFET Based 6T SRAM
    Tayal, Shubham
    Nandi, Ashutosh
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2018, 13 (05) : 768 - 774
  • [40] High-performance III-V MOSFET with nano-stacked high-k gate dielectric and 3D fin-shaped structure
    Szu-Hung Chen
    Wen-Shiang Liao
    Hsin-Chia Yang
    Shea-Jue Wang
    Yue-Gie Liaw
    Hao Wang
    Haoshuang Gu
    Mu-Chun Wang
    Nanoscale Research Letters, 7