共 50 条
- [32] Design, simulation and analog/RF performance evaluation of a hetero-stacked source dual metal T-shaped gate tunnel-FET in thermally variable environments MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2025, 31 (04): : 859 - 875
- [33] Fully working 1.10μm2 embedded 6T-SRAM technology with high-k gate dielectric device for ultra low power applications 2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 38 - 39
- [40] High-performance III-V MOSFET with nano-stacked high-k gate dielectric and 3D fin-shaped structure Nanoscale Research Letters, 7