Modeling and performance analysis of Nanocavity Embedded Dopingless T-shaped Tunnel FET with high-K gate dielectric for biosensing applications

被引:0
|
作者
G. Lakshmi Priya
M. Venkatesh
Lucky Agarwal
T. S. Arun Samuel
机构
[1] Vellore Institute of Technology,School of Electronics Engineering (SENSE)
[2] CMR Institute of Technology,Department of ECE
[3] National Engineering College,Department of ECE
来源
Applied Physics A | 2022年 / 128卷
关键词
Nanocavity Embedded; Dopingless Tunnel FET; Biosensor; Biomolecule detection; Poisson’s equation;
D O I
暂无
中图分类号
学科分类号
摘要
The performance of TFET biosensors is considered to be remarkable as it is has shown strong immunity towards the non-ideal effects occurring in conventional CMOS-based sensors. Though the existing literature has enormous research towards developing biosensors for health care applications, this article endeavors to introduce an analytical model for Nanocavity Embedded Dopingless T-shaped Tunnel FET (NE-DL-TTFET) structure. Sentaurus TCAD simulation data were used to validate the mathematical model’s potential, electric field, and threshold voltage. Device parameters such as length, dielectric constant, and nanocavity thickness have been studied because it is necessary to accomplish a strong ON-state current. Most importantly, sensitivity analysis has been effectively carried out at various levels of biomolecule occupancy. NE-DL-TTFET biosensor outperforms the conventional biosensors for its T-shaped structure along with nanocavity regions embedded on four sides of dual gate metal region. The sensitivity is 107 for the detection of DNA (K = 8.7). This makes the dopingless TTFET sensor to rapidly emerge as a low-power and high-sensitive biosensor in the detection of various biomolecules.
引用
收藏
相关论文
共 50 条
  • [21] Optimization of ambipolar current and analog/RF performance for T-shaped tunnel field-effect transistor with gate dielectric spacer
    Han, Ru
    Zhang, Hai-Chao
    Wang, Dang-Hui
    Li, Cui
    CHINESE PHYSICS B, 2019, 28 (01)
  • [22] Performance Analysis of Gate Engineered High-K Gate Oxide Stack SOI Fin-FET for 5 nm Technology
    Vijaya P.
    Lorenzo R.
    Nanoscience and Nanotechnology - Asia, 2023, 13 (01):
  • [23] Study of 6T SRAM cell using High-K gate dielectric based junctionless silicon nanotube FET
    Tayal, Shubham
    Nandi, Ashutosh
    SUPERLATTICES AND MICROSTRUCTURES, 2017, 112 : 143 - 150
  • [24] Performance Analysis of High-k Dielectric Based Double-gate Carbon Nanotube MOSFET
    Dargar, Shashi K.
    Srivastava, Viranjay M.
    2019 PHOTONICS & ELECTROMAGNETICS RESEARCH SYMPOSIUM - SPRING (PIERS-SPRING), 2019, : 2603 - 2609
  • [25] Performance Analysis of the Gate All Around Nanowire FET with Group III–V Compound Channel Materials and High-k Gate Oxides
    Shashank Shandilya
    Charu Madhu
    Vijay Kumar
    Transactions on Electrical and Electronic Materials, 2023, 24 : 228 - 234
  • [26] Performance analysis of silicon nanowire transistors considering effective oxide thickness of high-k gate dielectric
    S.Theodore Chandra
    N.B.Balamurugan
    Journal of Semiconductors, 2014, (04) : 52 - 55
  • [27] Performance analysis of silicon nanowire transistors considering effective oxide thickness of high-k gate dielectric
    Chandra, S. Theodore
    Balamurugan, N. B.
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (04)
  • [28] Performance analysis of silicon nanowire transistors considering effective oxide thickness of high-k gate dielectric
    S.Theodore Chandra
    N.B.Balamurugan
    Journal of Semiconductors, 2014, 35 (04) : 52 - 55
  • [29] Performance Investigation of Gate Engineered tri-Gate SOI TFETs with Different High-K Dielectric Materials for Low Power Applications
    Vimala, P.
    Samuel, T. S. Arun
    Pandian, M. Karthigai
    SILICON, 2020, 12 (08) : 1819 - 1829
  • [30] Performance Investigation of Gate Engineered tri-Gate SOI TFETs with Different High-K Dielectric Materials for Low Power Applications
    P. Vimala
    T. S. Arun Samuel
    M. Karthigai Pandian
    Silicon, 2020, 12 : 1819 - 1829